D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
®
HIP6301V, HIP6302V
Data Sheet
May 5, 2008
FN9034.3
Microprocessor CORE Voltage Regulator
Multi-Phase Buck PWM Controller
The HIP6301V and HIP6302V control microprocessor
CORE voltage regulation by driving up to four
synchronous-rectified buck channels in parallel. Multiphase
buck converter architecture uses interleaved timing to
multiply ripple frequency and reduce input and output ripple
currents. Lower ripple results in fewer components, lower
component cost, reduced power dissipation, and a smaller
implementation area. The HIP6301V is a versatile 2- to
4-phase controller and the HIP6302V is a cost-saving
dedicated 2-phase controller.
The HIP6301V and HIP6302V are exact pin compatible
replacements for their predecessor parts, the HIP6301 and
HIP6302. They are the first controllers to incorporate
Dynamic VID™ technology to manage the output voltage
and current during on-the-fly DAC changes. Using Dynamic
VID, the HIP6301V and HIP6302V detect changes in the
VID code, and gradually change the reference in 25mV
increments until reaching the new value. By gradually
changing the reference setting, in-rush current and the
accompanying voltage swings remain negligibly small.
Intersil offers a wide range of MOSFET drivers to form highly
integrated solutions for high-current, high slew-rate
applications. The HIP6301V and HIP6302V regulate output
voltage, balance load currents and provide protective
functions for two to four synchronous-rectified buck
converter channels. These parts feature an integrated
high-bandwidth error amplifier for fast, precise regulation
and a 5-bit DAC for the digital interface to program the 0.8%
accuracy. A window comparator toggles PGOOD if the
output voltage moves out of range, and acts to protect the
load in case of over voltage.
Current sensing is accomplished by reading the voltage
developed across the lower MOSFETs during their
conduction intervals. Current sensing provides the needed
signals for precision droop, channel-current balancing, load
sharing, and overcurrent protection. This saves cost by
taking advantage of the power device’s parasitic on
resistance.
Features
• Multi-Phase Power Conversion
• Precision CORE Voltage Regulation
- ±0.8% System Accuracy Over-Temperature
• Microprocessor Voltage Identification Input
- Dynamic-VID Technology
- 5-bit VID Decoder
• Precision Channel-Current Balance
• Overcurrent Protection
• Lossless Current Sensing
• Programmable “Droop” Voltage
• Fast Transient Response
• Selection of 2-, 3-, or 4-Phase Operation
• High Ripple Frequency (100kHz to 6MHz)
• Pb-Free Available (RoHS Compliant)
Ordering Information
PART
NUMBER
HIP6301VCB*
HIP6301VCBZ*
(Note)
PART
MARKING
HIP6301VCB
HIP6301VCBZ
TEMP.
RANGE
(°C)
0 to +70
0 to +70
0 to +70
0 to +70
0 to +70
PKG.
DWG. #
M20.3
M20.3
M20.3
M16.15
M16.15
PACKAGE
20 Ld SOIC
20 Ld SOIC
(Pb-free)
20 Ld SOIC
(Pb-free)
16 Ld SOIC
16 Ld SOIC
(Pb-free)
HIP6301VCBZA* HIP6301VCBZ
(Note)
HIP6302VCB*
HIP6302VCBZ*
(Note)
HIP6302VCB
HIP6302VCBZ
*Add “-T” suffix for tape and reel. Please refer to TB347 for details on
reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ
special Pb-free material sets; molding compounds/die attach materials
and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which
is RoHS compliant and compatible with both SnPb and Pb-free
soldering operations. Intersil Pb-free products are MSL classified at Pb-
free peak reflow temperatures that meet or exceed the Pb-free
requirements of IPC/JEDEC J STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002, 2004, 2008. All Rights Reserved
Dynamic VID™ is a trademark of Intersil Americas Inc.
HIP6301V, HIP6302V
Pinouts
HIP6301V
(20 LD SOIC
TOP VIEW
VID4 1
VID3 2
VID2 3
VID1 4
VID0 5
COMP 6
FB 7
FS/DIS 8
GND 9
VSEN 10
20 V
CC
19 PGOOD
18 PWM4
17 ISEN4
16 ISEN1
15 PWM1
14 PWM2
13 ISEN2
12 ISEN3
11 PWM3
VID4 1
VID3 2
VID2 3
VID1 4
VID0 5
COMP 6
FB 7
FS/DIS 8
HIP6302V
(16 LD SOIC
TOP VIEW
16 V
CC
15 PGOOD
14 ISEN1
13 PWM1
12 PWM2
11 ISEN2
10 VSEN
9 GND
2
FN9034.3
May 5, 2008
HIP6301V, HIP6302V
HIP6301V Block Diagram
PGOOD
VCC
POWER-ON
RESET (POR)
VSEN
X 0.9
+
UV
-
S
+
OV
X1.15
-
OV
LATCH
THREE-STATE
CLOCK AND
SAWTOOTH
GENERATOR
+
FS/DIS
∑
-
+
PWM
-
PWM1
SOFT-
START
AND FAULT
LOGIC
+
∑
-
+
PWM
-
PWM2
COMP
+
∑
-
+
PWM
-
PWM3
VID0
VID1
VID2
VID3
VID4
DYNAMIC
VID
D/A
+
+
E/A
-
∑
-
+
PWM
-
PWM4
FB
CURRENT
CORRECTION
PHASE
NUMBER
CHANNEL
DETECTOR
ISEN1
I_TOT
-
OC
+
I_TRIP
+
∑
+
+
+
ISEN2
ISEN3
ISEN4
GND
3
FN9034.3
May 5, 2008
HIP6301V, HIP6302V
HIP6302V Block Diagram
PGOOD
VCC
POWER-ON
RESET (POR)
VSEN
X 0.9
+
UV
-
S
+
OV
X1.15
-
OV
LATCH
TRI-STATE
CLOCK AND
SAWTOOTH
GENERATOR
+
FS/DIS
∑
-
+
PWM
-
PWM1
SOFT-
START
AND FAULT
LOGIC
COMP
+
VID0
-
VID1
VID2
VID3
VID4
DYNAMIC
VID
D/A
-
∑
+
PWM
PWM2
+
E/A
-
FB
CURRENT
CORRECTION
I_TOT
-
OC
+
I_TRIP
ISEN1
∑
+
+
ISEN2
GND
4
FN9034.3
May 5, 2008
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
