D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
ON Semiconductort
Low Power JFET Input
Operational Amplifiers
These JFET input operational amplifiers are designed for low power
applications. They feature high input impedance, low input bias current and
low input offset current. Advanced design techniques allow for higher slew
rates, gain bandwidth products and output swing. The LF441C device
provides for the external null adjustment of input offset voltage.
These devices are specified over the commercial temperature range. All
are available in plastic dual in–line and SOIC packages.
•
Low Supply Current: 200
µA/Amplifier
LF441C
LF442C
LF444C
LOW POWER
JFET INPUT
OPERATIONAL AMPLIFIERS
SEMICONDUCTOR
TECHNICAL DATA
•
•
•
•
•
•
Low Input Bias Current: 5.0 pA
High Gain Bandwidth: 2.0 MHz
High Slew Rate: 6.0 V/µs
High Input Impedance:
10
12
Ω
8
1
8
1
Large Output Voltage Swing:
±14
V
Output Short Circuit Protection
N SUFFIX
PLASTIC PACKAGE
CASE 626
D SUFFIX
PLASTIC PACKAGE
CASE 751
(SO–8)
Representative Schematic Diagram
(Each Amplifier)
V
CC
Q7
D2
R3
D1
Q4
Q2
R2
5
C1
Q5
R5
*
C2
Q6
R4
Output
PIN CONNECTIONS
Offset Null
Inputs
V
EE
1
2
3
4
8
-
+
7
6
5
NC
V
CC
Output
Offset Null
Inputs
J1
+
Q3
Q1
R1
1
*
J2
(Single, Top View)
Output 1
Inputs 1
V
EE
1
2
3
4
8
–
+
1
2
7
V
CC
Output 2
Inputs 2
–
+
5
6
(Dual, Top View)
V
EE
14
14
1
1
*Null adjustment pins for LF441 only.
+
1
5
1.5 kΩ
100 kΩ
V
EE
N SUFFIX
PLASTIC PACKAGE
CASE 646
LF441C input offset voltage
null adjust circuit
Output 1
Inputs 1
Package
SO–8
Plastic DIP
T
A
= 0° to +70°C
SO–8
Plastic DIP
SO–14
Plastic DIP
V
CC
Inputs 2
Output 2
D SUFFIX
PLASTIC PACKAGE
CASE 751A
(SO–14)
PIN CONNECTIONS
1
2
3
4
5
6
7
14
ORDERING INFORMATION
Device
LF441CD
LF441CN
LF442CD
LF442CN
LF444CD
LF444CN
Function
Single
Dual
Quad
Operating
Temperature Range
Output 4
Inputs 4
V
EE
Inputs 3
Output 3
-
+
+
-
2
3
1
4
-
+
+
-
13
12
11
10
9
8
(Quad, Top View)
©
Semiconductor Components Industries, LLC, 2002
1
March, 2002 – Rev. 1
Publication Order Number:
LF441C/D
LF441C LF442C LF444C
MAXIMUM RATINGS
Rating
Supply Voltage (from V
CC
to V
EE
)
Input Differential Voltage Range (Note 1)
Input Voltage Range (Notes 1 and 2)
Output Short Circuit Duration (Note 3)
Operating Junction Temperature (Note 3)
Storage Temperature Range
Symbol
V
S
V
IDR
V
IR
t
SC
T
J
T
stg
Value
+36
±30
±15
Indefinite
+150
–60 to +150
Unit
V
V
V
sec
°C
°C
NOTES:
1. Differential voltages are at the noninverting input terminal with respect to the inverting
input terminal.
2. The magnitude of the input voltage must never exceed the magnitude of the supply
or 15 V, whichever is less.
3. Power dissipation must be considered to ensure maximum junction temperature (T
J
)
is not exceeded (see Figure 1).
DC ELECTRICAL CHARACTERISTICS
(V
CC
= +15 V, V
EE
= –15 V, T
A
= 0° to 70°C, unless otherwise noted.)
Characteristic
Input Offset Voltage (R
S
= 10 kΩ, V
O
= 0 V)
Single: T
A
= +25°C
T
A
= 0° to +70°C
Dual:
T
A
= +25°C
T
A
= 0° to +70°C
Quad: T
A
= +25°C
T
A
= 0° to +70°C
Average Temperature Coefficient of Offset Voltage
(R
S
= 10 kΩ, V
O
= 0 V)
Input Offset Current (V
CM
= 0 V, V
O
= 0 V)
T
A
= +25°C
T
A
= 0° to +70°C
Input Bias Current (V
CM
= 0 V, V
O
= 0 V)
T
A
= +25°C
T
A
= 0° to +70°C
Common Mode Input Voltage Range (T
A
= +25°C)
Large Signal Voltage Gain (V
O
=
±10
V, R
L
= 10 kΩ)
T
A
= +25°C
T
A
= 0° to +70°C
Output Voltage Swing (R
L
= 10 kΩ)
Common Mode Rejection (R
S
≤
10 kΩ, V
CM
= V
ICR
, V
O
= 0 V)
Power Supply Rejection (R
S
= 100
Ω,
V
CM
= 0 V, V
O
= 0 V)
Power Supply Current (No Load, V
O
= 0 V)
Single
Dual
Quad
Symbol
V
IO
–
–
–
–
–
–
∆V
IO
/∆T
I
IO
–
–
I
IB
–
–
V
ICR
A
VOL
25
15
V
O
+
V
O
–
CMR
PSR
I
D
–
–
–
200
400
800
250
500
1000
+12
–
70
70
60
–
+14
–14
86
84
–
–
–
–12
–
–
V
dB
dB
µA
–
–11
3.0
–
+14.5
–12
100
3.0
+11
–
pA
nA
V
V/mV
0.5
–
50
1.5
pA
nA
–
3.0
–
3.0
–
3.0
–
10
5.0
7.5
5.0
7.5
10
12
–
µV/°C
Min
Typ
Max
Unit
mV
http://onsemi.com
2
LF441C LF442C LF444C
AC ELECTRICAL CHARACTERISTICS
(V
CC
= +15 V, V
EE
= –15 V, T
A
= +25°C, unless otherwise noted.)
Characteristic
Slew Rate (V
in
= –10 V to +10 V, R
L
= 10 kΩ, C
L
= 10 pF, A
V
= +1.0)
Settling Time
(A
V
= –1.0, R
L
= 10 kΩ, V
O
= 0 V to +10 V)
Gain Bandwidth Product (f = 200 kHz)
Equivalent Input Noise Voltage (R
S
= 100
Ω,
f = 1.0 kHz)
Equivalent Input Noise Current (f = 1.0 kHz)
Input Resistance
Channel Separation (f = 1.0 Hz to 20 kHz)
To within 10 mV
To within 1.0 mV
Symbol
SR
t
s
GBW
e
n
i
n
R
i
CS
Min
0.6
–
–
0.6
–
–
–
–
Typ
6.0
1.6
2.2
2.0
47
0.01
10
12
120
Max
–
–
–
–
–
–
–
–
Unit
V/
µs
µs
MHz
nV/
√
Hz
pA/
√
Hz
Ω
dB
Figure 1. Maximum Power Dissipation versus
Temperature for Package Variations
PD, MAXIMUM POWER DISSIPATION (mW)
2400
2000
1600
1200
800
400
0
-55 -40 -20
0
20
40
60
80
100 120 140
160
8 & 14 Pin Plastic
Package
SO-14
SO-8
IIB , INPUT BIAS CURRENT (pA)
20
Figure 2. Input Bias Current versus
Input Common Mode Voltage
V
CC
= +15 V
V
EE
= -15 V
T
A
= 25°C
15
10
5.0
0
-10
-5.0
0
5.0
10
T
A
, AMBIENT TEMPERATURE (°C)
V
ICR
, INPUT COMMON MODE VOLTAGE (V)
Figure 3. Input Bias Current versus Temperature
1000
IIB,INPUT BIAS CURRENT (nA)
100
10
1.0
0.1
0.01
-25
0
25
50
75
100
125
V
CC
= +15 V
V
EE
= -15 V
V
CM
= 0 V
ID, SUPPLY CURRENT PER AMPLIFIER (
µ
A)
300
260
220
180
140
100
Figure 4. Supply Current versus Supply Voltage
125°C
25°C
-55°C
0.001
-55
0
5.0
10
15
20
25
T
A
, AMBIENT TEMPERATURE (°C)
V
CC
,
V
EE
,
SUPPLY VOLTAGE (V)
http://onsemi.com
3
LF441C LF442C LF444C
Figure 5. Positive Input Common Mode Voltage
Range versus Positive Supply Voltage
+VICR, POSITIVE INPUT COMMON MODE
VOLTAGE RANGE (V)
-VICR,NEGATIVE INPUT COMMON MODE
VOLTAGE RANGE (V)
20
-55°C
≤
T
A
≤
125°C
-20
-55°C
≤
T
A
≤
125°C
Figure 6. Negative Input Common Mode Voltage
Range versus Negative Supply Voltage
15
-15
10
-10
5.0
-5.0
0
0
5.0
10
15
V
CC
, POSITIVE SUPPLY VOLTAGE (V)
20
0
0
-5.0
-10
-15
V
EE
, NEGATIVE SUPPLY VOLTAGE (V)
-20
Figure 7. Output Voltage versus Output
Source Current
20
VO, OUTPUT VOLTAGE (V)
V
CC
= +15 V
V
EE
= -15 V
VO, OUTPUT VOLTAGE (V)
125°C
-55°C
25°C
-20
Figure 8. Output Voltage versus
Output Sink Current
V
CC
= +15 V
V
EE
= -15 V
-55°C
125°C
25°C
15
-15
10
-10
5.0
-5.0
0
0
1.0
2.0
3.0
4.0
5.0
6.0
I
O
, OUTPUT SOURCE CURRENT (mA)
7.0
8.0
0
0
2.0
4.0
6.0
8.0 10 12
14 16
-I
O
, OUTPUT SINK CURRENT (mA)
18
20
Figure 9. Output Voltage Swing
versus Supply Voltage
40
VO, OUTPUT VOLTAGE SWING (Vp-p )
35
30
25
20
15
10
5.0
0
0
2.0
4.0
6.0
8.0
10
12
V
CC
,
V
EE
,
SUPPLY VOLTAGE (V)
14
16
VO, OUTPUT VOLTAGE SWING (Vp-p )
R
L
= 10 kΩ
-55°C
≤
T
A
≤
125°C
28
26
24
22
20
18
16
1.0 k
Figure 10. Output Voltage Swing
versus Load Resistance
V
CC
= +15 V
V
EE
= -15 V
T
A
= 25°C
2.0 k
3.0 k
4.0 k
R
L
, LOAD RESISTANCE (Ω)
6.0 k
8.0 k 10 k
http://onsemi.com
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
