Ordering number : ENN7022
CMOS IC
LC72317, 72318, 72319
Low-Voltage ETR-Controller
Overview
The LC72317, 72318 and 72319 are low-voltage
electronic tuning radio microcontrollers that include a PLL
that operates up to 250 MHz and a 1/4 duty 1/2 bias LCD
driver on chip. These ICs include an on-chip DC-DC
converter, making it is easy to create the supply voltages
required for tuning and allowing cost reductions in end
products.
These ICs are optimal for use in low-voltage portable
audio equipment that includes a radio receiver.
Package Dimensions
unit: mm
3220-SQFP80
[LC72317, 72318, 72319]
1.25
14.0
12.0
0.5
0.135
1.25
60
61
1.25
41
40
Function
• Program memory (ROM):
— 6144
×
16 bits (12K bytes)
LC72317
— 8192
×
16 bits (16K bytes)
LC72318/319
• Data memory (RAM):
— 256
×
4 bits
LC72317/318
— 512
×
4 bits
LC72319
• Cycle time: 40 µs (all 1-word instructions) at 75kHz
crystal oscillation
• Stack: 8 levels
• LCD driver: 48 to 112 segments (1/4 duty, 1/2 bias
drive)
• Interrupts: Two external interrupts
Timer interrupts (1, 5, 10, and 50 ms)
• A/D converter: Three input channels
(5-bit successive approximation
conversion)
• Input ports: 9 ports (of which three can be switched for
use as A/D converter inputs)
• Output ports: 6 ports (of which 1 can be switched for use
as the beep tone output and 2 are open-
drain ports)
Continued on next page.
1.25
14.0
12.0
0.5
80
1
0.2
21
1.4
0.1
0.5
0.5
20
SANYO: SQFP80
Any and all SANYO products described or contained herein do not have specifications that can handle
applications that require extremely high levels of reliability, such as life-support systems, aircraft’s
control systems, or other applications whose failure can be reasonably expected to result in serious
physical and/or material damage. Consult with your SANYO representative nearest you before using
any SANYO products described or contained herein in such applications.
SANYO assumes no responsibility for equipment failures that result from using products at values that
exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other
parameters) listed in products specifications of any and all SANYO products described or contained
herein.
SANYO Electric Co.,Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
60401TN (OT) No. 7022-1/14
1.6max
LC72317, 72318, 72319
Continued from preceding page.
•
•
•
•
•
•
•
•
I/O ports: 29 pins (Of these 16 can be switched over to
function as LCD ports as a mask options, and
3 ports can be switched over for use with
serial I/O.)
Serial I/O: One system
Reference frequencies: 1, 3, 3.125, 5, 6.25, 12.5,
and 25 kHz
Input frequencies: FM band: 10 to 250 MHz
AM band: 0.5 to 20 MHz
Input sensitivity:
FM band: 35 mVrms (50 mVrms at 130 MHz or higher
frequency)
AM band: 35 mVrms
IF counting: Using the HCTR input pin for 0.4 to
12 MHz signals
External reset input: During CPU and PLL operations,
instruction execution is started from
location 0.
Built-in power-on reset circuit:
The CPU starts execution from location 0 when power is
first applied.
Halt mode: The controller-operating clock is stopped.
• Backup mode: The crystal oscillator is stopped.
• Static power-on function: Backup state is cleared with
the PF port
• Beep tone: 1.5 and 3.1 kHz
• Built-in tuner voltage generating circuit:
Cost reduced in tuner-use power supply circuit
• Memory retention voltage: 0.9 V at least
• V
DD
voltage
— PLL: 1.8 to 3.6 V
— CPU and ADC: 1.6 to 3.6 V
• Optional function switches:
— PH0 to PH3 (open-drain output/general-purpose
input and output/S13 to S16)
— PG0 to PG3 (open-drain output/general-purpose
input and output/S17 to S20)
— PI0 to PI3 (open-drain output/general-purpose input
and output/S21 to S24)
— PJ0 to PJ3 (open-drain output/general-purpose input
and output/S25 to S28)
— VSENSE circuit (provided/not provided)
— FM DC/DC clock (1/256, 75 kHz)
• Package: SQFP-80 (0.5-mm pitch)
Specifications
Absolute Maximum Ratings
at Ta = 25°C, V
SS
= 0 V
Parameter
Maximum supply voltage
Input voltage
Output voltage
Symbol
V
DD
max
V
IN
V
OUT
(1)
V
OUT
(2)
I
OUT
(1)
I
OUT
(2)
Output current
I
OUT
(3)
I
OUT
(4)
I
OUT
(5)
Allowable power dissipation
Operating temperature
Storage temperature
Pdmax
Topr
Tstg
VDD
All input pins
AOUT, PE
All output pins except V
OUT
(1)
PC, PD, PG, PH, PI, PJ, PK, PL, EO
PB
AOUT, PE
S1 to S28
COM1 to COM4
Ta = –20 to +70°C
Conditions
Ratings
–0.3 to +4.0
–0.3 to V
DD
+0.3
–0.3 to +15
–0.3 to V
DD
+ 0.3
0 to 3
0 to 1
0 to 2
300
3
300
–20 to +70
–45 to +125
Unit
V
V
V
V
mA
mA
mA
µA
mA
mW
°C
°C
No. 7022-2/14
LC72317, 72318, 72319
Allowable Operating Ranges
at Ta = –20 to +70°C, V
DD
= 1.8 to 3.6 V
Parameter
Symbol
V
DD
(1)
Supply voltage
V
DD
(2)
V
DD
(3)
V
DD
(4)
V
IH
(1)
Input high-level voltage
V
IH
(2)
V
IH
(3)
V
IL
(1)
Input low-level voltage
V
IL
(2)
V
IL
(3)
V
IN
(1)
Input amplitude
V
IN
(2)
V
IN
(3)
V
IN
(4)
Input voltage range
V
IN
(5)
F
IN
(1)
F
IN
(2)
Input frequency
F
IN
(3)
F
IN
(4)
F
IN
(5)
F
IN
(6)
Conditions
PLL operating voltage
Memory retention voltage
CPU operating voltage
A/D converter operating voltage
Input ports other than V
IH
(2), V
IH
(3), AMIN,
FMIN, HCTR, and XIN
BRES port
Port PF
Input ports other than V
IL
(2), V
IL
(3), AMIN,
FMIN, HCTR, and XIN
BRES port
Port PF
XIN
FMIN, AMIN
FMIN
HCTR
ADIO, ADI1, ADI3
XIN: CI
≤
35 kΩ
FMIN: V
IN
(2), V
DD
(1)
FMIN: V
IN
(3), V
DD
(1)
AMIN(H): V
IN
(3), V
DD
(1)
AMIN(L): V
IN
(3), V
DD
(1)
HCTR: V
IN
(3), V
DD
(1)
Ratings
min
1.8
1.0
1.4
1.6
0.7 V
DD
0.8 V
DD
0.6 V
DD
0
0
0
0.5
0.035
0.05
0.035
0
70
10
130
2
0.5
0.4
75
3.0
3.0
3.6
3.6
V
DD
V
DD
V
DD
0.3 V
DD
0.2 V
DD
0.2 V
DD
0.6
0.35
0.35
0.35
V
DD
80
130
250
40
10
12
V
V
V
V
V
V
Vrms
Vrms
Vrms
Vrms
V
kHz
MHz
MHz
MHz
MHz
MHz
typ
3.0
max
3.6
V
Unit
Electrical Characteristics
within the allowable operating ranges
Parameter
Symbol
I
IH
(1)
I
IH
(2)
Input high-level current
I
IH
(3)
I
IL
(1)
I
IL
(2)
Input low-level current
I
IL
(3)
Input floating voltage
Pull-down resistor values
Hysteresis
Voltage doubler reference voltage
Voltage doubler step-up voltage
V
IF
R
PD
(1)
R
PD
(2)
V
H
DBR4
DBR1, 2, 3
V
OH
(1)
V
OH
(2)
Output high-level voltage
V
OH
(3)
V
OH
(4)
V
OH
(5)
V
OH
(6)
Conditions
XIN: V
I
= V
DD
= 3.0 V
FMIN, AMIN, HCTR: V
I
= V
DD
= 3.0 V
PA/PF (without pull-down resistors), the PC,
PD, PG, PH, PI, PJ, PK, and PL ports,
and BRES: V
I
= V
DD
= 3.0 V
XIN: V
DD(1)
= V
SS
FMIN, AMIN, HCTR: V
I
= V
DD
= V
SS
PA/PF (without pull-down resistors), the PC,
PD, PG, PH, PI, PJ, PK, and PL ports,
and BRES: V
I
= V
DD
= V
SS
PA/PF (with pull-down resistors)
PA/PF (with pull-down resistors), V
DD
= 3.0 V
TEST1, TEST2 (with pull-down resistors)
BRES
Referenced to V
DD
, C(3) = 0.47 µF,
Ta = 25°C
*
1
C(1) = 0.47 µF
C(2) = 0.47 µF, without loading, Ta = 25°C
*
1
PB: I
O
= –1 mA
PC, PD, PG, PH, PI, PJ, PK, PL: I
O
= –1 mA
EO: I
O
= –500 µA
XOUT: I
O
= –1 µA
S1 to S28: I
O
= –20 µA
*
1
COM1, COM2, COM3, COM4:
I
O
= –100 µA
*
1
0.1 V
DD
1.3
2.7
V
DD
–
0.7 V
DD
V
DD
–
0.3 V
DD
V
DD
–
0.3 V
DD
V
DD
–
0.3 V
DD
2.0
2.0
75
100
10
0.2 V
DD
1.5
3.0
1.7
3.3
V
DD
–
0.3 V
DD
–3
–8
3
8
Ratings
min
typ
max
3
20
3
–3
–20
–3
0.05 V
DD
200
Unit
µA
µA
µA
µA
µA
µA
V
kΩ
kΩ
V
V
V
V
V
V
V
V
V
Continued on next page.
No. 7022-3/14
LC72317, 72318, 72319
Continued from preceding page.
Parameter
Symbol
V
OL
(1)
V
OL
(2)
V
OL
(3)
V
OL
(4)
Output low-level voltage
V
OL
(5)
V
OL
(6)
V
OL
(7)
V
OL
(8)
Output off leakage current
A/D converter error
Supply voltage drop detection voltage
Supply voltage rise detection voltage
V
SENSE
(1)
V
SENSE
(2)
I
DD
(1)
I
DD
(2)
Current drain
I
DD
(3)
I
DD
(4)
I
OFF
(1)
I
OFF
(2)
PB: I
O
= –1 mA
PC, PD, PG, PH, PI, PJ, PK, PL: I
O
= –1 mA
EO: I
O
= –500 µA
XOUT: I
O
= –1 µA
S1 to S28: I
O
= –20 µA
*
1
COM1, COM2, COM3, COM4:
I
O
= –100 µA
*
1
PE: I
O
= 2 mA
AOUT, TU: I
O
= 1 mA, AIN = 1.3 V (AOUT), V
DD
= 3 V
Ports PB, PC, PD, PG, PH, PI, PJ, PK, PL, and EO
AOUT, TU and port PE
ADI0, ADI1, ADI3
Ta = 25°C
*
2
Ta = 25°C
*
2
V
DD
(1): F
IN
(2) 130 MHz, Ta = 25°C
V
DD
(1): In HALT mode, Ta = 25°C
*
3
V
DD
= 3.6 V, with the oscillator stopped,
Ta = 25°C
*
4
V
DD
= 1.8 V, with the oscillator stopped,
Ta = 25°C
*
4
–3
–100
–1/2
1.6
(1)min
+0.1
5
0.1
0.1
1
1.75
Conditions
Ratings
min
0.3 V
DD
typ
max
0.7 V
DD
0.3 V
DD
0.3 V
DD
0.3 V
DD
1.0
1.0
1.0
0.5
+3
+100
+1/2
1.9
(1)max
+0.2
15
Unit
V
V
V
V
V
V
V
V
µA
nA
LSB
V
V
mA
mA
mA
µA
Note: The halt mode current is due to the CPU executing 20 instruction steps every 125 ms.
Pin Assignment
43 S17/PG0
42 S18/PG1
41 S19/PG2
40
COM3 61
COM2 62
38
COM1 63
DBR4 64
36
DBR3 65
35
DBR2 66
34
DBR1 67
BRES 68
32
TU 69
31
HCTR 70
30
VDD 71
FMIN 72
28
AMIN 73
27
VSS 74
EO 75
25
AIN 76
24
AOUT 77
AGND 78
22
TEST1 79
I
XIN 80
10
11
12
13
14
15
16
17
18
19
20
1
2
3
4
5
6
7
8
9
O
I/O
I
I/O
I/O
21
INT0/PD0
SI1/PK3
I/O
23
SO1/PK2
SCK1/PK1
PK0
O (OD)
26
BEEP/PE0
PE1
ADI3/PF2
I
29
ADI0/ PF0
ADI1/PF1
VSS
S28/PJ3
I/O
33
S27/PJ2
S26/PJ1
S25/PJ0
S24/PI3
I/O
37
S22/PI1
S23/PI2
I/O
I/O
I/O
I/O
39
S21/PI0
47 S13/PH0
46 S14/PH1
45 S15/PH2
44 S16/PH3
60 COM4
50 S10
49 S11
48 S12
59 S1
58 S2
57 S3
56 S4
55 S5
54 S6
53 S7
52 S8
51 S9
S20/PG3
INT1/PD1
TEST2
PA3
PA2
PA1
PA0
PB3
PB2
PB1
PB0
PC3
PC2
PC1
PC0
PL2
PL1
PL0
PD3
XOUT
PD2
No. 7022-4/14
LC72317, 72318, 72319
Note: * C(1), C(2), and C(3) must be connected even if an LCD is not used.
0.1 to 1
µF
C(C1)
0.1 to 1
µF
0.1 to 1
µF
C(C3)
C(C2)
DBR1
DBR2
DBR3
DBR4
Notes: *1. The capacitors C(1), C(2), and C(3) must be connected to the DBR pins.
*2. V
SENSE
When the V
DD
voltage drops, the V
SENSE
flag is set when that voltage is 1.75 V (typical). Applications can
check the V
SENSE
flag using the TST instruction. Battery or other power source depletion can be easily
measured by monitoring this flag.
Note that the voltage for V
SENSE
detection differs for the falling and rising directions. Thus, after the V
SENSE
flag has been set due to a voltage drop, it will not be reset if the voltage rises by under 0.1 V.
V
DD
V
DD
2.1 V
1.9 V
1.6 V
RESET←
1.7 V
→
SET
t
SET←
→RESET
t
V
SENSE
(1)
For a falling voltage
V
SENSE
(2)
For a rising voltage
*3. Halt mode current measurement circuit
*4. Backup mode current measurement circuit
7 pF
75 kHz
A
7 pF
75 kHz
0.1
µF
0.1
µF
0.1
µF
FMIN
AMIN
HCTR
TEST1, 2
7pF
A
7pF
XOUT VDD RES DBR1
XIN
DBR2
DBR3
FMIN
AMIN
HCTR
TEST1, 2
DBR4
VSS
PA, PF, PL
AGND
AIN
XOUT VDD RESDBR1
XIN
DBR2
DBR3
DBR4
VSS
AGND
AIN
0.1
µF
0.1
µF
0.1
µF
With all ports other than those specified above left open.
With output mode selected for PC and PD.
With segments S13 to S28 selected.
With all ports other than those specified above left open.
With output mode selected for PC and PD.
With segments S13 to S28 selected.
No. 7022-5/14
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
