Datasheet> 器件分类 > 存储> 存储> 72P51759L5BBG

文档预览

72P51759L5BBG: 产品描述FIFO, 64KX36, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256; 产品类别存储存储; 文件大小742KB，共86页; 制造商IDT (Integrated Device Technology); 标准

下载文档详细参数选型对比全文预览

72P51759L5BBG概述

FIFO, 64KX36, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256

72P51759L5BBG规格参数

参数名称	属性值
是否无铅	不含铅
是否Rohs认证	符合
厂商名称	IDT (Integrated Device Technology)
零件包装代码	BGA
包装说明	BGA, BGA256,16X16,40
针数	256
Reach Compliance Code	compliant
ECCN代码	EAR99
最长访问时间	3.6 ns
最大时钟频率 (fCLK)	200 MHz
周期时间	5 ns
JESD-30 代码	S-PBGA-B256
JESD-609代码	e1
长度	17 mm
内存密度	2359296 bit
内存集成电路类型	OTHER FIFO
内存宽度	36
湿度敏感等级	3
功能数量	1
端子数量	256
字数	65536 words
字数代码	64000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	64KX36
可输出	YES
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA256,16X16,40
封装形状	SQUARE
封装形式	GRID ARRAY
并行/串行	PARALLEL
峰值回流温度（摄氏度）	260
电源	1.8 V
认证状态	Not Qualified
座面最大高度	3.5 mm
最大待机电流	0.1 A
最大压摆率	0.15 mA
最大供电电压 (Vsup)	1.9 V
最小供电电压 (Vsup)	1.7 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	TIN SILVER COPPER
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	30
宽度	17 mm

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51749

IDT72P51759

IDT72P51769

FEATURES

•

Choose from among the following memory density options:

IDT72P51749

⎯

Total Available Memory = 1,179,648 bits

IDT72P51759

⎯

Total Available Memory = 2,359,296 bits

IDT72P51769

⎯

Total Available Memory = 4,718,592 bits

Configurable from 1 to 128 Queues

Default configuration of 128 or 64 symmetrical queues

Default multi-queue device configurations

– IDT72P51749: 256 x 36 x 128Q

– IDT72P51759: 512 x 36 x 128Q

– IDT72P51769: 1,024 x 36 x 128Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

User Selectable Bus Matching Options:

•

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 256 queues

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

Q127

RADEN

ESTR

RDADD

WRITE CONTROL

WRITE FLAGS

Q126

REN

RCLK

RCS

Q125

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

FF/IR

PAF

PAFn

PRn

6714 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

FEBRUARY 2009

DSC-6714/4

IDT72P51749/72P51759/72P51769 1.8V, MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648, 2,359,296, and 4,718,592 bits

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed description .................................................................................................................................................................................................... 8

Pin descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag description ......................................................................................................................................................................................................... 42

PAFn

Flag Bus Operation .................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

FEBRUARY 10, 2009

IDT72P51749/72P51759/72P51769 1.8V, MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648, 2,359,296, and 4,718,592

bits

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming (2 Device Expansion) ................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and

Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

FEBRUARY 10, 2009

IDT72P51749/72P51759/72P51769 1.8V, MULTI-QUEUE FLOW-CONTROL DEVICES

(128 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648, 2,359,296, and 4,718,592 bits

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Connecting Two 4M MQ 128Q devices in Expansion Mode .......................................................................................................................... 79

Figure 68. Connecting Three or more 4M MQ 128Q devices in Expansion Mode using WADDR bit 7 / RDADD bit 7 ..................................................... 80

Figure 69. Boundary Scan Architecture ......................................................................................................................................................................... 81

Figure 70. TAP Controller State Diagram ....................................................................................................................................................................... 82

Figure 71. Standard JTAG Timing .................................................................................................................................................................................. 85

FEBRUARY 10, 2009

72P51759L5BBG相似产品对比

	72P51759L5BBG	72P51769L6BBGI	72P51749L6BBGI	72P51749L5BBG	72P51769L5BBG	72P51769L6BBG	72P51759L6BBGI	72P51749L6BBG	72P51759L6BBG
描述	FIFO, 64KX36, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 128KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 32KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 32KX36, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 128KX36, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 128KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 32KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	FIFO, 64KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256
是否无铅	不含铅	不含铅	不含铅	不含铅	不含铅	不含铅	不含铅	不含铅	不含铅
是否Rohs认证	符合	符合	符合	符合	符合	符合	符合	符合	符合
零件包装代码	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA
包装说明	BGA, BGA256,16X16,40	BGA, BGA256,16X16,40	BGA, BGA256,16X16,40	17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	BGA, BGA256,16X16,40	17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256	BGA, BGA256,16X16,40
针数	256	256	256	256	256	256	256	256	256
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
ECCN代码	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
最长访问时间	3.6 ns	3.7 ns	3.7 ns	3.6 ns	3.6 ns	3.7 ns	3.7 ns	3.7 ns	3.7 ns
最大时钟频率 (fCLK)	200 MHz	166 MHz	166 MHz	200 MHz	200 MHz	166 MHz	166 MHz	166 MHz	166 MHz
周期时间	5 ns	6 ns	6 ns	5 ns	5 ns	6 ns	6 ns	6 ns	6 ns
JESD-30 代码	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256	S-PBGA-B256
JESD-609代码	e1	e1	e1	e1	e1	e1	e1	e1	e1
长度	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm
内存密度	2359296 bit	4718592 bit	1179648 bit	1179648 bit	4718592 bit	4718592 bit	2359296 bit	1179648 bit	2359296 bit
内存集成电路类型	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO	OTHER FIFO
内存宽度	36	36	36	36	36	36	36	36	36
湿度敏感等级	3	3	3	3	3	3	3	3	3
功能数量	1	1	1	1	1	1	1	1	1
端子数量	256	256	256	256	256	256	256	256	256
字数	65536 words	131072 words	32768 words	32768 words	131072 words	131072 words	65536 words	32768 words	65536 words
字数代码	64000	128000	32000	32000	128000	128000	64000	32000	64000
工作模式	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
最高工作温度	70 °C	85 °C	85 °C	70 °C	70 °C	70 °C	85 °C	70 °C	70 °C
组织	64KX36	128KX36	32KX36	32KX36	128KX36	128KX36	64KX36	32KX36	64KX36
可输出	YES	YES	YES	YES	YES	YES	YES	YES	YES
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA	BGA
封装等效代码	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40	BGA256,16X16,40
封装形状	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
封装形式	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
并行/串行	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
峰值回流温度（摄氏度）	260	260	260	260	260	260	260	260	260
电源	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
认证状态	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
座面最大高度	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm	3.5 mm
最大待机电流	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A	0.1 A
最大压摆率	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA	0.15 mA
最大供电电压 (Vsup)	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V	1.9 V
最小供电电压 (Vsup)	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V	1.7 V
标称供电电压 (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V	1.8 V
表面贴装	YES	YES	YES	YES	YES	YES	YES	YES	YES
技术	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
温度等级	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL
端子面层	TIN SILVER COPPER	TIN SILVER COPPER	TIN SILVER COPPER	TIN SILVER COPPER	TIN SILVER COPPER	TIN SILVER COPPER	TIN SILVER COPPER	TIN SILVER COPPER	TIN SILVER COPPER
端子形式	BALL	BALL	BALL	BALL	BALL	BALL	BALL	BALL	BALL
端子节距	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm
端子位置	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
处于峰值回流温度下的最长时间	30	30	30	30	30	30	30	30	30
宽度	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm	17 mm
厂商名称	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	-	-	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Base Number Matches	-	1	1	1	1	1	1	-	-

推荐资源

SI9114构成的DC,DC变换器的典型应用电路图

wince remote resigter editor不能连接设备？: WINCE6.0下，利用wince remote resigter editor连接ARM设备，Transport选用 TCP/IP, Startup选用 ActiveSync。测试连接时报不能连接设备端错误： Unable to load device side components ......; hamsun2008 嵌入式系统

Wincows platform 5.0过期的解决办法？: 我之前装的WindowsPlatForm5.0已经过期了，有什么办法解决，不要提重装系统和改系统时间....; hovel 嵌入式系统

自己的荒废！: 毕业进三年，想把单片机学好，只是仅在想想而已，没多少实际的行动。到现在是一事无成，可悲了自己。进这里来是偶然的在搜索中发现的，看了他人发表的东西，只是仅能看的懂几条语句。想从头 ......; 我是558 单片机

iOS 5代码暗示iPad 3或于今年秋季推出: 6月9日消息，据国外媒体报道，即将推出的苹果iOS5操作系统的Developer Build版似乎披露了苹果已经考虑的更的信息。在代码中有“iPad3,1”和“iPad3,2”等参考内容。这是迄今为止我们所看到的有 ......; 11dong330 聊聊、笑笑、闹闹

做低功耗真不容易啊: 用富士通的MB91F599做个东西，老师要求待机模式下3mA电流。本来以为不难，做了两天感觉蛋疼。关了几个定时器和串口、spi什么的，电流居然能下降40mA，MB91590怎么能这么费电。现在整板电流才降 ......; ayu.wsy 微控制器 MCU

电压比较器LM393两路输出不正常: 电路要实现的目的：输入一信号Vin，与参考电压比较，输出对应两路信号，一输出为高电平，一输出为低电平。使用电压比较器lm393 电路图如下：Vin>Vref, 1OUT输出低电平，同时2OUT输出高电平 ......; sud0 模拟电子

家用医疗电子设备设计指南

　　美国食品与药物管理局(FDA)指出：在医疗设备产业中，家庭卫生保健是发展最快的领域。受到人类平均寿命延长，慢性病患者越来越多以及保健成本越来越高等原因的推动，越来越多更“智能”、“友好”的医疗设备正在进入家庭消费市场。　　这些医疗保健产品包括：血糖仪、数字血压计、血气分析仪、数字脉搏和心率监视器、数字温度计、怀孕测试仪、透皮给药系统、透析系统和氧浓缩器等。其中许多仪器可以用无线方式通过互...[详细]
欲攻手机芯片市场破除高通垄断成关键

　　2006年，英特尔在耗费了6年的时间和约50亿美元的资金投入后，最终放弃了手机芯片市场。时隔两年，英特尔缩小了PC芯片，使手持机具有可以与PC相媲美的处理能力，一款名为凌动的芯片成为英特尔重返手机市场的最新一次尝试。　　成功打造了PC产业链的英特尔，在这样短的时间内做出如此重大的战略转变，足以说明手机市场对其巨大的吸引力。那么，英特尔重返手机芯片市场的深刻内涵是什么？它又能否重新锻造出...[详细]
合众达电子与中国科大再建Xilinx联合实验室

　　7月9日上午，中国科技大学与美国赛灵思(XILINX)联合建设的“中国科技大学—XILINX公司联合实验室”揭牌仪式在中国科技大学信息科学技术学院电子科学与技术系隆重举行。　　联合实验室采用了Xilinx公司SPARTAN-3E系列为主的FPGA教学实验开发系统，另外配备多套开发软件，主要承担了中国科技大学“PLD与数字系统设计”研究生课程和电子科学与技术系“电子系统设计”课程的教学任务...[详细]
英特尔下周一将发布迅驰2平台

　　随着笔记本电脑出货量开始超过台式电脑的出货量，每一次推出新的笔记本电脑平台对于英特尔来说都是非常重要的。英特尔将在7月14日星期一推出迅驰2平台，这个产品原来的代号是“Montevina”。由于英特尔自己为这个平台制作的集成的图形卡出现了问题，迅驰2平台的推出比英特尔原来的计划晚了几个星期。　　事实上，采用英特尔自己的集成的图形卡的迅驰2笔记本电脑在下周一还不能上市。下周一上市的只有配置...[详细]
前端IC决定超声系统整体性能

　　超声系统是目前广泛使用的最精密复杂的信号处理仪器之一。像任何复杂的仪器一样，由于性能、物理和成本要求的原因，实现时要做出许多权衡。掌握一些系统级的知识对于充分了解所要求前端IC的功能和性能水平是很必要的，尤其是低噪声放大器(LNA)、时间增益补偿放大器(TGC，一种可变增益放大器)和模数转换器(ADC)。这些模拟信号处理IC是决定系统整体性能的关键因素。前端IC的特性规定了系统性能的限度，一...[详细]
个人医疗设备系统解决方案

　　试着想象　　肾上腺素在撞击着您身体的每一个部位，心跳开始加速，感觉兴奋不已。在刚才的跑步训练中，您取得了一个最好成绩。当您结束训练并锁定练习计时器之后，可以将得到的数据上传提交给您的教练。　　但在此之前，您应该首先去看望您的父亲。他住在这个国家的另一端，而且经常不记得服用降压药。然后，您还要将葡萄糖测量结果发送给您的糖尿病主治医生。虽然夜深了，但是您还要花几分钟时间来浏览和上传这...[详细]
热量带来的棘手问题

　　在大多数情况下保持心脏环境的紧凑和温暖是有益的，但是对于电子心脏扫描仪却是另一回事了。当GE医疗在设计一种据称是目前最快成像速度的扫描仪时，高速运行的芯片需要大功率能量供给，结果导致温度升高而影响系统运行的稳定性。　　工程师们几乎没有想到用硅酮胶帮助散热，能成为这个设计方案获得成功的关键因素。当他们开始寻找散热方法时，GE SilCool LTR silicone提供了一种散热解决方案。...[详细]
磁共振成像(MRI)

　　医疗成像正在取得显著进步。磁共振成像有助于检查患者体内的组织活动，可提供优质的软组织对比图像。ST提供从分立器件到32位数字处理器和存储器的广泛产品组合，帮助进一步加强磁共振成像应用。以下结构方块图可帮助您在众多推荐的适用产品中进行选择。 ...[详细]
计算机断层扫描(CT)

　　医疗成像领域正在发生日新月异的变化。计算机断层扫描可帮助患者进行成像检查。ST 提供从分立器件到32位数字处理器及存储器的广泛产品组合，可进一步加强计算机断层扫描应用。以下结构方块图可帮助您在众多推荐的适用产品中进行选择。 ...[详细]
FOX ELECTRONICS 推出新的低成本振荡器

2008 年7月,Fox Electronics 推出了一种抖动极低的小型硅振荡器。该振荡器的 LVDS 和 LVPECL 版本属于 Fox 新的 XpressO(tm) 系列，成本比传统的 LVDS/LVPECL 石英晶体振荡器要低30%。减噪 DSM 技术和专有的低噪音架构使这一3.3伏的 XpressO 振荡器能够减低抖动和相位噪音。其革命性的设计和专用集成电路 (...[详细]
RFID(射频标识) 测试技术分析

　　随着阅读器与标签价格的降低和全球市场的扩大，射频标识 RFID(以下简称RFID)的应用与日俱增。标签既可由阅读器供电(无源标签)，也可以由标签的板上电源供电(半有源标签和有源标签)。由于亚微型无源 CMOS 标签的成本降低，库存和其他应用迅速增加。一些评估表明，随着无源标签的价格持续下降，几乎每一个售出产品的内部都将有一个 RFID 标签。由于无源 RFID 标签的重要性及其独特的工程实现...[详细]
面向3500手持式射频测试仪的频谱分析选件推出

日前，Aeroflex宣布推出面向 3500 手持式 1GHz 射频综合测试仪的频谱分析选件。这种频谱分析选件可使用户直观地分析接收到射频信号的频域特性。此外，到 2008 年夏季，3500 还将具有 P25 参数测试功能，从而使其具有更高的通用性。通过使用先进的快速傅立叶转换 (FFT) 算法，3500 频谱分析选件可以显示近乎实时的射频频谱。3500 还能够测量低至 -13...[详细]
英特尔45nm处理器和芯片组助力嵌入式

　　日前，英特尔公司推出面向嵌入式用户的英特尔酷睿2双核处理器 T9400和移动式英特尔GM45 高速芯片组，并提供长达7年的超长生命周期支持。本次推出的处理器和芯片组是全新英特尔迅驰2 平台的构成组件，可为移动应用程序带来更卓越的性能、更耐久的电池使用时间和广泛的无线网络互操作性。此外，今日推出的英特尔酷睿2 双核处理器 T9400经验证可支持英特尔5100 内存控制器中枢（MCH）芯片组，并...[详细]
东工大与柯尼卡美能达试制出无铅类喷墨头

【日经BP社报道】东京工业大学研究生院理工学研究专业的鹤见敬章教授率领的研究小组与柯尼卡美能达集团下属的业务公司柯尼卡美能达IJ（东京都日野市），采用不含铅的新型压电材料“KNN”（钾、钠及铌元素符号的第一个字母）试制出了喷墨头，并成功喷出油墨微粒子。此次试制的喷墨头为采用剪力式（Share Mode：不是通过压电元件的伸缩变形，而是通过切断变形来喷射油墨的方式）驱动压电元件的新型产品。 ...[详细]
ARM可能制造低功率PC处理器全面反击Intel

据英国金融时报报道，由于Intel近期宣称Atom处理器将大举进军手机和其他掌上设备市场，业界普遍担心ARM在该市场中的地位将被动遥。对此，ARM公司首席执行官WarrenEast日前表示，他们丝毫不会惧怕Intel进军手机市场，相反认为ARM能够在更大的市场中打败Intel。 WarrenEast称，只要用户需求更加节能的处理器，ARM有可能制造PC用处理器，和Intel展开正面竞...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多