Datasheet> 器件分类 > 存储> 存储> IDT72P51369L6BBG

文档预览

IDT72P51369L6BBG: 产品描述FIFO, 128KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256; 产品类别存储存储; 文件大小829KB，共87页; 制造商IDT (Integrated Device Technology); 标准

下载文档详细参数全文预览

IDT72P51369L6BBG概述

FIFO, 128KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256

IDT72P51369L6BBG规格参数

参数名称	属性值
是否无铅	不含铅
是否Rohs认证	符合
厂商名称	IDT (Integrated Device Technology)
零件包装代码	BGA
包装说明	17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256
针数	256
Reach Compliance Code	unknown
ECCN代码	EAR99
最长访问时间	3.7 ns
最大时钟频率 (fCLK)	166 MHz
周期时间	6 ns
JESD-30 代码	S-PBGA-B256
JESD-609代码	e1
长度	17 mm
内存密度	4718592 bit
内存集成电路类型	OTHER FIFO
内存宽度	36
湿度敏感等级	3
功能数量	1
端子数量	256
字数	131072 words
字数代码	128000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	128KX36
可输出	YES
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA256,16X16,40
封装形状	SQUARE
封装形式	GRID ARRAY
并行/串行	PARALLEL
峰值回流温度（摄氏度）	260
电源	1.8 V
认证状态	Not Qualified
座面最大高度	3.5 mm
最大待机电流	0.1 A
最大压摆率	0.15 mA
最大供电电压 (Vsup)	1.9 V
最小供电电压 (Vsup)	1.7 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	30
宽度	17 mm

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51339

IDT72P51349

IDT72P51359

IDT72P51369

FEATURES

•

Choose from among the following memory density options:

IDT72P51339



Total Available Memory = 589,824 bits

IDT72P51349



Total Available Memory = 1,179,648 bits

IDT72P51359



Total Available Memory = 2,359,296 bits

IDT72P51369



Total Available Memory = 4,718,592 bits

Configurable from 1 to 8 Queues

Default configuration of 8 or 4 symmetrical queues

Default multi-queue device configurations

– IDT72P51339: 2,048 x 36 x 8Q

– IDT72P51349: 4,096 x 36 x 8Q

– IDT72P51359: 8,192 x 36 x 8Q

– IDT72P51369: 16,384 x 36 x 8Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

User Selectable Bus Matching Options:

•

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 64 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

RADEN

ESTR

RDADD

WRITE CONTROL

REN

RCLK

RCS

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6716 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2005

AUGUST 2005

DSC-6716/3

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

AUGUST 4, 2005

推荐资源

基于LP2951锂离子电池充电器电路

长岭-阿里斯顿牌BCD-180型三门电冰箱电路

MC34063A构成的5V开关稳压电源电路图

将普通电话机改为投币电话机电路图

低音炮电路

推动接地负载的大电流非门

数字频率计设计: 基于FPGA的频率计设计，有各个模块的程序，需要把他们创建成一个工程文件，可以下载到fpga 里面。可以完成的私聊QQ：2466406078.报酬可以谈。谢谢。 ...; 无名人 FPGA/CPLD

2017年全国电赛通信类题目猜想: 这次的电赛题目专门指出了要用到白光发光二极管。此外，还有光电传感器，还有扬声器。所以我猜测会不会要求我们制作一个白光LED的可见光通信装置，传输的信号是声音信号。就好像有点类似于2013 ......; 13432812441 电子竞赛

【EEW世界杯赌场】赌球进行时，半决赛德国对西班牙速度下注~~~: 世界杯四分之一决赛落幕，四强纷纷出炉，相信留给了大家很多的遗憾~~四强的名单可能很少有人能猜对半决赛即将开打，EEW世界杯赌场第四场盛大开赌了~~~半决赛，让我们继续精彩！！！！ ......; open82977352 聊聊、笑笑、闹闹

05.10【每日一问】C语言问题: 由于今天和chunyang临时换了班，准备的不充分，请坛友多见谅！~先来看一个指针的问题：对于char *p和char (*p)这两种定义有什么区别吗？上面的问题应该很简单吧，只是让大家能巩固基础。printf( ......; wanghongyang 综合技术交流

Timer_A的使用: 各位，我把Timer_A设定为UART,ADC,PWM，Timer_B输入捕捉，应该不会相互影响吧？ ...; 会会微控制器 MCU

急求一个用8051控制TC35i GSM模块发短信的C语言程序: 急求一个用8051控制TC35i GSM模块发短信的C语言程序程序越简单越好。只要求发短信。急！！谢谢邮箱84085155@qq.com...; chaosyp 51单片机

CSR首次在全球公开展示手机蓝牙低功耗技术

CSR 公司日前首次在球公开展示了手机采用 CSR BlueCore7 芯片的蓝牙低功耗技术。此次在旧金山召开的蓝牙技术联盟医疗工作组会议上展示了一套体重计和一个温度传感器，它们通过蓝牙低功耗技术与手机相联接。这是迈向建立标准化低功耗无线技术方向的重要一步，并强化了 CSR 推动蓝牙低功耗产品开发的承诺，特别是针对医疗领域的各种应用。蓝牙技术联盟有望于 2009 年一季度最终采...[详细]
基于nRF9E5的有源超高频RFID系统设计

射频识别(Radio Frequency Identification，RFID)技术是一种利用无线射频通信实现的非接触式自动识别技术，与目前广泛采用的条形码技术相比，RFID具有容量大、识别距离远、穿透能力强、抗污性强等特点。RFID技术已经发展得比较成熟并获得了大规模商用，但超高频RFID技术相对滞后。本文分析了射频芯片nRF9E5的功能特性，并将其用于RFID系统中，设计了一套有源超高频(...[详细]
基于气动人工肌肉的双足机器人关节

　　介绍了一种由气动人工肌肉构建的双足机器人关节，该关节利用气动人工肌肉的柔性特性，可以有效控制双足机器人快速行走或跑步时的落地脚冲击问题。　　详细给出了气动人工肌肉的工作原理以及由其构成的关节系统的硬件架构。同时介绍了基于此硬件关节搭建的控制软件系统。　　双足机器人相比于一般的移动机器人在非结构化环境中具有更好的移动能力，因而受到研究者的广泛关注。控制机器人获得快速的行走速度以及实现...[详细]
手持医疗设备供电

　　当医疗设备的应用范围由医院扩展到紧急应变和家庭医疗环境时，它的移动性将由多种因素所决定。此外，在医院内的医疗设备也经常需要电池的支持，以方便患者在不同的病房中转移。　　而且，在生育高峰期出生的人们已步入了老年，他们仍然希望四处活动，这就为传统固定设备的便携应用创造了需求，这些设备能够方便患病老年人的活动。它们包括了诊断仪器，如除纤维颤动器、超声设备和血分析仪；还有面向患者的设备，包括胰岛...[详细]
Epcos收购恩智浦半导体的RF-MEMS业务

　　位于慕尼黑的Epcos最近收购恩智浦(NXP)半导体的射频微机电系统(RF-MEMS)业务，RF-MEMS技术有望扩展手机功能，并削减手机成本和功耗。通过这次收购，Epocs将确立其在该领域的领先地位。　　Epcos表示，今年它将接管荷兰恩智浦的射频MEMS业务，并将把它发展成为价值近10亿欧元一个产品系列。收购交易条款没有披露。　　射频MEMS技术可以应用到包括天线和功率放大器在内...[详细]
AMD将放弃掌上设备和数字电视芯片业务

　　据国外媒体报道，AMD周四宣布，已决定退出掌上设备和数字电视芯片市场。　　由于最近几个季度持续亏损，AMD日前决定放弃掌上设备和数字电视图形芯片业务。为此，AMD将一次性支出8.76亿美元，占第二季度亏损额的绝大部分。AMD第二季度预计将亏损12亿美元。　　这笔费用与2006年AMD以54亿美元收购ATI交易的商誉有关。AMD当时认为收购ATI交易的商誉高达32亿美元，由于放弃ATI...[详细]
ADI公司的Advantiv高级电视解决方案IC

ADI 近日宣布日立公司在其最新的消费类无线传输集线器 TP-WL700H 中使用 ADI 公司的 Advantiv ™高级电视解决方案 IC ，以提供高端的无线功能、灵活性和无缝高清 (HD) 连接。这款 TP-WL700H 集线器仅在日本市场供应，它是一款单机设备，专门用于为日立 Wooo UT 系列液晶电视提供无线高清娱乐内容。在日立公司最新的无线视...[详细]
TD-SCDMA射频测试总结（三）

　　本期将简要介绍有关频谱方面的测试——占用带宽。　　定义:占用带宽是指以指定信道的中心频率为中心，包含总发射功率99%能量时所对应的频带宽度。　　测试目的:验证UE的占用带宽是否符合指标要求，避免超过指标要求的占用带宽增加对其他信道或其他系统的干扰。　　初始条件：　　（1）测试环境：normal；参考TS34.122标准clauses G.2.1和G.2.2。　　（2）测试频点：l...[详细]
任重道远 SMT/EMS企业发展需“众人拾柴”

　　SMT历史可以追溯到上世纪70年代末和80年代初，当时中国的电子科技人员已经开始跟踪国外SMT技术的发展，并在小范围内应用SMT技术。上世纪90年代初、中期中国录像机生产线的引进掀起了另一次SMT引进高潮。进入21世纪以来，中国SMT引进步伐大大加快。随着国内对SMT技术的广泛应用，SMT/EMS企业如雨后春笋般兴起。目前SMT/EMS企业主要分布在长三角、珠三角以及环渤海地区。这些地区的S...[详细]
基于TMS320F2812的快速以太网通信系统平台(图)

　　随着Internet应用的日益普及，信息共享程度的不断提高。嵌入式设备的数字化和网络化已经成为必然趋势，目前市场上的主流嵌入式操作系统都包含了TCP/IP网络协议栈。这些商品化的TCP/IP协议栈运行可靠、性能也非常好，但是价格较高，降低了市场竞争力。因此，开发自主知识产权的TCP/IP协议栈的要求变的日益迫切而有意义。　　本文的研究目标是建立一个DSP系统的网络通信平台，实现DSP系统...[详细]
Intel凌动凌空出世 ARM阵营备受挑战

在2008年，Intel成立40周年全球首发的IDF大会上，这家半导体业界的航母不仅介绍了下一代处理器微体系架构Nehalem的处理器以及为实现其强大性能而推出的QuickPath平台架构，更带来了面向MID的凌动(Atom)处理器和迅驰凌动技术。Intel还通过与SBS的合作显示了进军工控嵌入式领域的雄心。此外，由众多技术合作伙伴带来的PCI Express和Dispalyport方案也...[详细]
北京六环以内可用无线机顶盒观看高清频道

奥运会前，央视和北京电视台将播出两套奥运高清电视节目。据悉，通过加装无线机顶盒，六环以内的市民都能收看到免费的高清电视节目。此前央视高清频道在北京地区采用宁波弘扬高清数字电视机顶盒信号已经进行了接收测试，地面数字高清信号已成功覆盖北京六环内等地区。目前宁波弘扬无线机顶盒可以接收到包括CCTV高清频道及CCTV-1、CCTV-2、CCTV少儿、CCTV音乐、BTV1、CETV-3六...[详细]
非移动市场需求飙升ARM预计50亿片出货量

ARM核产品覆盖了MCU应用的每一个领域，从消费娱乐、无线移动、到网络和家庭应用等。而在便携式移动产品领域，以低功耗著称的ARM处理器占绝对优势。ARM公司于3月份宣称截至2007第四季度已累计“出货”100亿片MCU，而自2007年Q4至今又有10亿片基于ARM核的处理器出货。因此说ARM产品无处不在并不为过。而正当人们惊讶于ARM公司的快速成长与其低功耗产品在移动领域所取得的成就的同时，...[详细]
消费电子走向融合CEA欲创便携接口统一标准

　　消费电子协会将于今年秋季召开一次会议，以讨论是否创建一个新组织来推动便携式和手持系统的标准的设立。目前CEA正在尝试将各种移动系统与其会员企业生产的传统电视机、立体声音响和汽车系统实现连接。　　CEA技术和标准总监Dave Wilson表示：“消费电子行业已经超越了传统的电视、立体声音响和汽车音频系统，向各种技术的融合发展，所以，或许现在我们是应该创建一个针对便携式系统的统一标准了。” ...[详细]
基于ARM的视频安全监控终端的设计与实现

　　引言　　视频监控系统在工业、军事、民用领域有着广泛的应用，为这些行业的安全防范和环境监控起到了不可忽视的作用。视频监控系统正逐步由模拟化走向数字化，随着半导体技术的飞速发展和多媒体视频编解码技术的日益成熟，高性能、复杂的视频流压缩算法在嵌入式系统中的应用成为了现实。如今监控系统多采用专用处理器或RISC嵌入式处理器与DSP相结合的方法实现，本文探讨的是用ARM处理器与软件压缩相结合的办...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多