SN54ALS112A, SN74ALS112A
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS199A – APRIL 1982 – REVISED DECEMBER 1994
•
•
Fully Buffered to Offer Maximum Isolation
From External Disturbance
Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
TYPICAL MAXIMUM
CLOCK
FREQUENCY
(MHz)
50
TYPICAL POWER
DISSIPATION
PER FLIP-FLOP
(mW)
6
SN54ALS112A . . . J PACKAGE
SN74ALS112A . . . D OR N PACKAGE
(TOP VIEW)
TYPE
′ALS112A
1CLK
1K
1J
1PRE
1Q
1Q
2Q
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
1CLR
2CLR
2CLK
2K
2J
2PRE
2Q
description
These devices contain two independent J-K
negative-edge-triggered flip-flops. A low level at
the preset (PRE) or clear (CLR) inputs sets or
resets the outputs, regardless of the levels of the
other inputs. When PRE and CLR are inactive
(high), data at the J and K inputs meeting the
setup-time requirements is transferred to the
outputs on the negative-going edge of the clock
pulse (CLK). Clock triggering occurs at a voltage
level and is not directly related to the fall time of the
clock pulse. Following the hold-time interval, data
at the J and K inputs may be changed without
affecting the levels at the outputs. These versatile
flip-flops can perform as toggle flip-flops by tying
J and K high.
SN54ALS112A . . . FK PACKAGE
(TOP VIEW)
1J
1PRE
NC
1Q
1Q
3
4
5
6
7
8
2 1 20 19
18
17
16
15
1CLR
2CLR
2CLK
NC
2K
2J
NC – No internal connection
The SN54ALS112A is characterized for operation over the full military temperature range of – 55°C to 125°C.
The SN74ALS112A is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
(each flip-flop)
INPUTS
PRE
L
H
L
H
H
H
H
H
CLR
H
L
L
H
H
H
H
H
CLK
X
X
X
↓
↓
↓
↓
H
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
OUTPUTS
Q
H
L
H†
Q0
H
L
Toggle
Q0
Q0
Q
L
H
H†
Q0
L
H
† The output levels in this configuration may not meet the
minimum levels for VOH. Furthermore, this configuration is
nonstable; that is, it does not persist when either PRE or
CLR returns to its inactive (high) level.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
©
1994, Texas Instruments Incorporated
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
2Q
GND
NC
2Q
2PRE
1K
1CLK
NC
V
CC
14
9 10 11 12 13
1
SN54ALS112A, SN74ALS112A
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS199A – APRIL 1982 – REVISED DECEMBER 1994
logic symbol
†
1PRE
1J
1CLK
1K
1CLR
2PRE
2J
2CLK
2K
2CLR
4
3
1
2
15
10
11
13
12
14
7
2Q
9
2Q
S
5
1J
C1
1K
R
6
1Q
1Q
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.
logic diagram (positive logic)
Q
PRE
K
CLK
Q
CLR
J
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
‡
Supply voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input voltage, V
I
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Operating free-air temperature range, T
A
: SN54ALS112A . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C
SN74ALS112A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
SN54ALS112A, SN74ALS112A
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS199A – APRIL 1982 – REVISED DECEMBER 1994
recommended operating conditions
SN54ALS112A
MIN
VCC
VIH
VIL
IOH
IOL
fclock
tw
Supply voltage
High-level input voltage
Low-level input voltage
High-level output current
Low-level output current
Clock frequency
PRE or CLR low
Pulse duration
CLK high
CLK low
tsu
th
TA
Data
Setup
Set p time before CLK↓
Hold time after CLK↓
Operating free-air temperature
PRE or CLR inactive
Data
0
15
20
20
25
22
0
– 55
125
4.5
2
0.7
– 0.4
4
25
0
10
16.5
16.5
22
20
0
0
70
ns
ns
°C
ns
NOM
5
MAX
5.5
SN74ALS112A
MIN
4.5
2
0.8
– 0.4
8
30
NOM
5
MAX
5.5
UNIT
V
V
V
mA
mA
MHz
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
VIK
VOH
VOL
II
IIH
IIL
J, K, or CLK
PRE or CLR
J, K, or CLK
PRE or CLR
J, K, or CLK
PRE or CLR
TEST CONDITIONS
VCC = 4.5 V,
VCC = 4.5 V to 5.5 V,
VCC = 4 5 V
4.5
VCC = 5 5 V
5.5 V,
VCC = 5 5 V
5.5 V,
VCC = 5 5 V
5.5 V,
II = –18 mA
IOH = – 0.4 mA
IOL = 4 mA
IOL = 8 mA
VI = 7 V
VI = 2 7 V
2.7
VI = 0 4 V
0.4
SN54ALS112A
MIN TYP†
MAX
–1.5
VCC – 2
0.25
0.4
0.1
0.2
20
40
– 0.2
– 0.4
VCC – 2
0.25
0.35
0.4
0.5
0.1
0.2
20
40
– 0.2
– 0.4
SN74ALS112A
MIN TYP†
MAX
–1.5
UNIT
V
V
V
mA
µA
mA
IO‡
VCC = 5.5 V,
VO = 2.25 V
– 20
–112
– 30
–112
mA
ICC
VCC = 5.5 V,
See Note 1
2.5
4.5
2.5
4.5
mA
† All typical values are at VCC = 5 V, TA = 25°C.
‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
NOTE 1: ICC is measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
3
SN54ALS112A, SN74ALS112A
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS199A – APRIL 1982 – REVISED DECEMBER 1994
switching characteristics (see Figure 1)
VCC = 4.5 V to 5.5 V,
CL = 50 pF,
RL = 500
Ω,
TA = MIN to MAX†
SN54ALS112A SN74ALS112A
MIN
fmax
tPLH
tPHL
tPLH
25
3
PRE or CLR
CLK
Q or Q
Q or Q
4
3
26
23
23
MAX
MIN
30
3
4
3
5
15
18
15
19
MAX
MHz
ns
ns
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
UNIT
tPHL
5
24
† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
4
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
SN54ALS112A, SN74ALS112A
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS199A – APRIL 1982 – REVISED DECEMBER 1994
PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES
7V
VCC
S1
RL
From Output
Under Test
CL
(see Note A)
RL
Test
Point
R1
From Output
Under Test
CL
(see Note A)
Test
Point
From Output
Under Test
CL
(see Note A)
R2
Test
Point
RL = R1 = R2
LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
Timing
Input
tsu
Data
Input
1.3 V
3.5 V
1.3 V
0.3 V
th
3.5 V
1.3 V
0.3 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
High-Level
Pulse
3.5 V
1.3 V
tw
1.3 V
0.3 V
Low-Level
Pulse
3.5 V
1.3 V
1.3 V
0.3 V
VOLTAGE WAVEFORMS
PULSE DURATIONS
Output
Control
(low-level
enabling)
tPZL
Waveform 1
S1 Closed
(see Note B)
3.5 V
1.3 V
1.3 V
0.3 V
tPLZ
1.3 V
VOL
0.3 V
VOH
1.3 V
0.3 V
3.5 V
Input
tPLH
In-Phase
Output
1.3 V
1.3 V
1.3 V
0.3 V
tPHL
VOH
1.3 V
VOL
tPLH
VOH
1.3 V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
1.3 V
VOL
[
3.5 V
tPHZ
tPZH
Waveform 2
S1 Open
(see Note B)
tPHL
Out-of-Phase
Output
(see Note C)
[
0 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
D. All input pulses have the following characteristics: PRR
≤
1 MHz, tr = tf = 2 ns, duty cycle = 50%.
E. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuits and Voltage Waveforms
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
