D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
NC7ST32 TinyLogic HST 2-Input OR Gate
February 1997
Revised June 2000
NC7ST32
TinyLogic
HST 2-Input OR Gate
General Description
The NC7ST32 is a single 2-Input high performance CMOS
OR Gate, with TTL-compatible inputs. Advanced Silicon
Gate CMOS fabrication assures high speed and low power
circuit operation. ESD protection diodes inherently guard
both inputs and output with respect to the V
CC
and GND
rails. High gain circuitry offers high noise immunity and
reduced sensitivity to input edge rate. The TTL-compatible
inputs facilitate TTL to NMOS/CMOS interfacing. Device
performance is similar to MM74HCT but with ½ the output
current drive of HC/HCT.
Features
s
Space saving SOT23 or SC70 5-lead package
s
High Speed; t
PD
<
7 ns typ, V
CC
=
5V, C
L
=
15 pF
s
Low Quiescent Power; I
CC
<
1
µ
A typ, V
CC
=
5.5V
s
Balanced Output Drive; 2 mA I
OL
,
−
2 mA I
OH
s
TTL-compatible inputs
Ordering Code:
Order
Number
NC7ST32M5
NC7ST32M5X
NC7ST32P5
NC7ST32P5X
Package
Number
MA05B
MA05B
MAA05A
MAA05A
Product Code
Top Mark
8S32
8S32
T32
T32
Package Description
5-Lead SOT23, JEDEC MO-178, 1.6mm
5-Lead SOT23, JEDEC MO-178, 1.6mm
5-Lead SC70, EIAJ SC-88a, 1.25mm Wide
5-Lead SC70, EIAJ SC-88a, 1.25mm Wide
Supplied As
250 Units on Tape and Reel
3k Units on Tape and Reel
250 Units on Tape and Reel
3k Units on Tape and Reel
Logic Symbol
IEEE/IEC
Connection Diagram
(Top View)
Pin Descriptions
Pin Names
A, B
Y
Description
Inputs
Output
Function Table
Y
=
A
+
B
Inputs
A
L
L
H
H
H
=
HIGH Logic Level
L
=
LOW Logic Level
Output
B
L
H
L
H
Y
L
H
H
H
TinyLogic is a trademark of Fairchild Semiconductor Corporation.
© 2000 Fairchild Semiconductor Corporation
DS012184
www.fairchildsemi.com
NC7ST32
Absolute Maximum Ratings
(Note 1)
Supply Voltage (V
CC
)
DC Input Diode Current (I
IK
)
V
IN
< −
0.5V
V
IN
≥
V
CC
+
0.5V
DC Input Voltage (V
IN
)
DC Output Diode Current (I
OK
)
V
OUT
< −
0.5V
V
OUT
>
V
CC
+
0.5V
Output Voltage (V
OUT
)
DC Output Source or Sink
Current (I
OUT
)
DC V
CC
or Ground Current per
Supply Pin (I
CC
or I
GND
)
Storage Temperature (T
STG
)
Junction Temperature (T
J
)
Lead Temperature (T
L
);
(Soldering, 10 seconds)
Power Dissipation (P
D
) @
+
85
°
C
SOT23-5
SC70-5
200 mW
150 mW
260
°
C
−
0.5V to
+
7.0V
−
20 mA
+
20 mA
−
0.5V to V
CC
+
0.5V
−
20 mA
+
20 mA
−
0.5V to V
CC
+
0.5V
±
12.5 mA
±
25 mA
−
65
°
C to
+
150
°
C
150
°
C
Recommended Operating
Conditions
(Note 2)
Supply Voltage
Input Voltage (V
IN
)
Output Voltage (V
OUT
)
Operating Temperature (T
A
)
Input Rise and Fall Time (t
r
, t
f
)
V
CC
=
5.0V
Thermal Resistance (
θ
JA
)
SOT23-5
SC70-5
300
°
C/W
425
°
C/W
0–500 ns
4.5V–5.5V
0V–V
CC
0V–V
CC
−
40
°
C to
+
85
°
C
Note 1:
Absolute Maximum Ratings are those values beyond which dam-
age to the device may occur. The databook specifications should be met,
without exception, to ensure that the system design is reliable over its
power supply, temperature, and output/input loading variables. Fairchild
does not recommend operation of circuits outside the databook specifica-
tions.
Note 2:
Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
OH
V
OL
I
IN
I
CC
I
CCT
Parameter
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Voltage
LOW Level Output Voltage
Input Leakage Current
Quiescent Supply Current
I
CC
per Input
V
CC
(V)
4.5–5.5
4.5–5.5
4.5
4.5
4.5
4.5
5.5
5.5
5.5
4.4
4.18
4.5
4.35
0
0.10
0.1
0.26
±0.1
1.0
2.0
Min
2.0
0.8
4.4
4.13
0.1
0.33
±1.0
10.0
2.9
T
A
= +25°C
Typ
Max
T
A
= −40°C
to
+85°C
Min
2.0
0.8
Max
Units
V
V
V
V
V
V
µA
µA
mA
I
OH
= −20 µA,
V
IN
=
V
IH
I
OH
= −2
mA
I
OL
=
20
µA,
V
IN
=
V
IL
I
OL
=
2 mA
0
≤
V
IN
≤
5.5V
V
IN
=
V
CC
or GND
One Input V
IN
=
0.5V or 2.4V,
Other Input V
CC
or GND
Conditions
www.fairchildsemi.com
2
NC7ST32
AC Electrical Characteristics
Symbol
t
PLH
,
t
PHL
Parameter
Propagation Delay
V
CC
(V)
5.0
4.5
5.5
t
TLH
,
t
THL
C
IN
C
PD
Input Capacitance
Power Dissipation Capacitance
Output Transition Time
5.0
4.5
5.5
Open
5.0
Min
T
A
= +25°C
Typ
4.3
6.1
6.5
12.0
5.4
10.7
4
11
10
2
6
Max
12
17
16
27
14
26
10
25
21
10
31
26
20
31
18
30
ns
ns
pF
pF
(Note 3)
Figure 2
C
L
=
15 pF
C
L
=
50 pF
Figures
1, 3
ns
C
L
=
50 pF
T
A
= −40°C
to
+85°C
Min
Max
Units
ns
Conditions
C
L
=
15 pF
Figures
1, 3
Fig. No.
Note 3:
C
PD
is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I
CCD
) at no output
loading and operating at 50% duty cycle. (See Figure 2.) C
PD
is related to I
CCD
dynamic operating current by the expression:
I
CCD
=
(C
PD
) (V
CC
) (f
IN
)
+
(I
CCstatic
).
AC Loading and Waveforms
C
L
includes load and stray capacitance
Input PRR
=
1.0 MHz, t
w
=
500 ns
FIGURE 1. AC Test Circuit
FIGURE 3. AC Waveforms
Input
=
AC Waveform; PRR
=
Variable; Duty Cycle
=
50%
FIGURE 2. I
CCD
Test Circuit
3
www.fairchildsemi.com
NC7ST32
Tape and Reel Specification
TAPE FORMAT
Package
Designator
M5, P5
Carrier
Trailer (Hub End)
Leader (Start End)
M5X, P5X
Carrier
Trailer (Hub End)
TAPE DIMENSIONS
inches (millimeters)
Tape
Section
Leader (Start End)
Number
Cavities
125 (typ)
250
75 (typ)
125 (typ)
3000
75 (typ)
Cavity
Status
Empty
Filled
Empty
Empty
Filled
Empty
Cover Tape
Status
Sealed
Sealed
Sealed
Sealed
Sealed
Sealed
Package
SC70-5
SOT23-5
Tape Size
8 mm
8 mm
DIM A
0.093
(2.35)
0.130
(3.3)
DIM B
0.096
(2.45)
0.130
(3.3)
DIM F
(3.5
±
0.10)
(3.5
±
0.05)
DIM K
o
(1.35
±
0.10)
(1.4
±
0.11)
DIM P1
0.157
(4)
0.157
(4)
DIM W
0.315
±
0.004
(8
±
0.1)
0.315
±
0.012
(8
±
0.3)
0.138
±
0.004 0.053
±
0.004
0.138
±
0.002 0.055
±
0.004
www.fairchildsemi.com
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
