电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

PT7M6428BLTA5

产品描述Power Supply Support Circuit, Fixed, 1 Channel, PDSO5, MO-178AA, SOT-23, 5 PIN
产品类别电源/电源管理    电源电路   
文件大小263KB,共12页
制造商Diodes Incorporated
下载文档 详细参数 全文预览

PT7M6428BLTA5概述

Power Supply Support Circuit, Fixed, 1 Channel, PDSO5, MO-178AA, SOT-23, 5 PIN

PT7M6428BLTA5规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Diodes Incorporated
包装说明TSSOP,
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性DETECTION THRESHOLD VOLTAGE IS 2.8V
可调阈值NO
模拟集成电路 - 其他类型POWER SUPPLY SUPPORT CIRCUIT
JESD-30 代码R-PDSO-G5
JESD-609代码e0
长度2.9 mm
信道数量1
功能数量1
端子数量5
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)NOT SPECIFIED
认证状态Not Qualified
座面最大高度1.1 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)1.2 V
标称供电电压 (Vsup)5 V
表面贴装YES
温度等级INDUSTRIAL
端子面层TIN LEAD
端子形式GULL WING
端子节距0.95 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度1.6 mm

文档预览

下载PDF文档
PT7M6418 -6450 series
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
µP
Supervisory Circuit
Features
High accuracy:
±2%
(25°C)
Low power consumption: 0.6µA @ 3V Vcc
Detecting voltage range: 1.8 to 5V in 100mV
increments
Operating voltage range: 1.2V ~ 5.5V
Operating temperature range: -40°C to + 85°C
Detecting
voltage
accuracy
over
temperature:
±2.5% ×
TYP
Output configuration: N-channel open drain or
CMOS
Reset timeout period at least 120ms
Description
The PT7M64xx series are µP supervisory circuits with a
minimum reset timeout period of 120ms. Each circuit
includes a precise bandgap reference; a comparator, a
reset timeout circuit, internally trimmed resistor networks
that set specified trip thresholds, and an internal 5%
threshold hysteresis circuit (see the
Block Diagram).
Output is asserted when V
CC
falls below the internal V
TH-
and remains asserted until V
CC
rises above V
TH+
(V
TH+
=
V
TH-
×1.05)
after a reset timeout period. These devices
provide excellent circuit reliability and low cost by
eliminating external components and adjustments when
monitoring normal systems voltage from +1.8V to +5V
in 100mV increments. The series are voltage detectors
with a propagation delay of 35µs.
The family is available with four output stage options:
push-pull with active-low output, push-pull with active-
high output, open drain with active-low output and
bidirection port with active-low output and pushbutton
reset input. These devices specified over the -40°C to
+85°C temperature range.
Ordering Information
Part Number
PT7M64xxCLTA3E
PT7M64xxCLTA5E
PT7M64xxCLC4E
PT7M64xxCLTDE
PT7M64xxCLBTA5E
PT7M64xxCLBC4E
PT7M64xxCHTA3E
PT7M64xxCHTA5E
PT7M64xxCHC4E
PT7M64xxCHNBE
PT7M64xxCHTDE
Package
Lead free and Green SOT23-3
Lead free and Green SOT23-5
Lead free and Green SC70-4
Lead free SOT89
Lead free and Green SOT23-5
Lead free and Green SC70-4
Lead free and Green SOT23-3
Lead free and Green SOT23-5
Lead free and Green SC70-4
Lead free TO92
Lead free SOT89
Part Number
PT7M64xxCHBTA5E
PT7M64xxNLLC4E
PT7M64xxNLTA3E
PT7M64xxNLTA5E
PT7M64xxNLC4E
PT7M64xxNLTDE
PT7M64xxNLBTA5E
PT7M64xxBLTA3E
PT7M64xxBLTA5E
PT7M64xxBLTDE
PT7M64xxBLBTA5E
Package
Lead free and Green SOT23-5
Lead free and Green SC70-4
Lead free and Green SOT23-3
Lead free and Green SOT23-5
Lead free and Green SC70-4
Lead free SOT89
Lead free and Green SOT23-5
Lead free and Green SOT23-3
Lead free and Green SOT23-5
Lead free SOT89
Lead free and Green SOT23-5
Note:
“xx” refer to voltage range, see below Table 1.
ECN No: 10-0003
1
PT0200S-8
01/17/11
编译过程的警告
今天去编译Linux3.11,ARM1176,BCM2835. 127588 这个错误产生的原因大概有哪些?我用linux3.10.10的旧配置文件直接编译/...
cl17726 Linux开发
DSP-Sitara课程进度一直是50%的请进!!!
103515 进度一直是50%的同学,是不是每次点击的是上图中的片头,看完整个视频进度只有50%呢? 技术告诉我们,虽然说从片头可以直接学习课件。但是对系统来讲片头与课程是整个视频的两部分 ......
maylove DSP 与 ARM 处理器
430中断嵌套问题
关于MSP430实现中断嵌套需要注意以下几点: 1)430默认的是关闭中断嵌套的,除非你在一个中断程序中再次开总中断EINT; 2)当进入中断程序时,只要不在中断中再次开中断,则总中断是关 ......
KAIKAI1 微控制器 MCU
LabVIEW测量信号时间间隔的实现
LabVIEW测量信号时间间隔的实现 摘要 以两路信号为例, 详细阐述了以虚拟仪器方式, 针对不同种类的信号输入硬件板卡, 使用L abV IEW 软件平台实现信 号时间间隔测量的方法。详细解释了各种方 ......
安_然 测试/测量
有关FPGA加载方式的问题,急急急!
各位前辈,FPGA采用并行加载方式,现CPLD外挂一片FLASH,要求用CPLD控制加载时序,从FLASH读取代码,送入FPGA,应该怎么用CPLD控制加载时序,程序应该怎么写,有可以参考的资料吗,谢谢各位了!...
duolakk FPGA/CPLD
BlueMS apk v3.6下载
最新版本ST BlueMS apk,适用于BlueCoin,SensorTile, X-Nucleo系列开发板 不适用于STEVAL-IDB007V1 ...
朵拉A萌 意法半导体-低功耗射频

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 514  1422  668  1400  2499  11  29  14  51  59 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved