Datasheet> 器件分类 > 嵌入式处理器和控制器> 微控制器和处理器> L-FW323-06-NV129-DB

文档预览

L-FW323-06-NV129-DB: 产品描述Bus Controller, CMOS, PBGA129; 产品类别嵌入式处理器和控制器微控制器和处理器; 文件大小942KB，共80页; 制造商Broadcom(博通); 标准

下载文档详细参数选型对比全文预览

L-FW323-06-NV129-DB概述

Bus Controller, CMOS, PBGA129

L-FW323-06-NV129-DB规格参数

参数名称	属性值
是否Rohs认证	符合
厂商名称	Broadcom(博通)
Reach Compliance Code	compliant
JESD-30 代码	S-PBGA-B129
端子数量	129
最高工作温度	70 °C
最低工作温度
封装主体材料	PLASTIC/EPOXY
封装代码	FBGA
封装等效代码	BGA129,13X13,20
封装形状	SQUARE
封装形式	GRID ARRAY, FINE PITCH
电源	3.3 V
认证状态	Not Qualified
标称供电电压	3.3 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子形式	BALL
端子节距	0.5 mm
端子位置	BOTTOM

L-FW323-06-NV129-DB文档预览

Data Sheet

November 2005

™

FW323 NV129 1394a

PCI PHY/Link Open Host Controller Interface

1 Features

129-ball VTFSBGA lead-free package.

1394a-2000 OHCI link and PHY core function in a

single device:

— Single-chip link and PHY enable smaller, sim-

pler, more efficient motherboard and add-in card

designs.

— Compatibility with current

Microsoft Windows

drivers and common applications.

— Interoperability with existing, as well as older,

1394 consumer electronics and peripherals

products.

— Support low-power system designs (CMOS

implementation and power management fea-

tures).

— LPS, LKON, and CNA outputs to support legacy

power management implementations.

OHCI:

— Complies with the

1394 OHCI 1.1 Specification.

— OHCI 1.0 backwards compatible: configurable

via PCI bus commands to operate in either

OHCI 1.0 or OHCI 1.1 mode.

— Listed on

Windows

hardware compatibility list

http://www.microsoft.com/hcl/results.asp.

— Compatible with

Microsoft Windows

and

MacOS

operating systems.

— 4 Kbyte isochronous transmit FIFO.

— 2 Kbyte asynchronous transmit FIFO.

— 4 Kbyte isochronous receive FIFO.

— 2 Kbyte asynchronous receive FIFO.

— Dedicated asynchronous and isochronous

descriptor-based DMA engines.

— Eight isochronous transmit/receive contexts.

— Prefetches isochronous transmit data.

— Supports posted write transactions.

— Supports parallel processing of incoming physi-

cal read and write requests.

— May be used without an EEPROM when the

system BIOS is programmed with the EEPROM

contents.

1394a-2000 PHY core:

— Compliant with

IEEE

1394a-2000, Standard

for a High Performance Serial Bus.

— Provides three fully compliant cable ports, each

supporting 400 Mbits/s, 200 Mbits/s, and

100 Mbits/s traffic.

— Does not require external filter capacitor for

PLL.

— Supports link-on as a part of the internal

PHY core-link interface.

— Supports arbitrated short bus reset to improve

utilization of the bus.

— Supports multispeed packet concatenation.

— Supports PHY pinging and remote PHY access

packets.

— Reports cable power fail interrupt when voltage

at CPS pin falls below 7.5 V.

PCI:

— Revision 2.2 compliant.

— 33 MHz/32-bit operation.

— Programmable burst size thresholds for PCI

data transfer.

— Supports optimized memory read line, memory

read multiple, and memory write invalidate burst

commands.

— Supports

PCI Bus Power Management Interface

Specification

v.1.1.

— Supports CLKRUN# protocol per PCI Mobile

Design Guide.

— Supports

Mini PCI Specification

v1.0, including

Mini PCI

power requirements.

— CardBus support per PC card standard

release 8.0, including 128 bytes of on-chip tuple

memory.

1.1 Other Features

CMOS process

3.3 V operation, 5 V tolerant inputs

C serial ROM interface

FW323 NV129 1394a

PCI PHY/Link Open Host Controller Interface

Data Sheet

November 2005

Table of Contents

Contents

Page

1 Features ....................................................................................................................................................................... 1

1.1 Other Features ................................................................................................................................................... 1

2 FW323 NV129 Functional Overview ............................................................................................................................ 7

3 FW323 Functional Description ..................................................................................................................................... 7

3.1 PCI Core ............................................................................................................................................................ 8

3.2 OHCI Data Transfer ........................................................................................................................................... 9

3.3 OHCI Isochronous Data Transfer ...................................................................................................................... 9

3.4 Isochronous Register Access ............................................................................................................................ 9

3.5 OHCI Asynchronous Data Transfer ................................................................................................................. 10

3.6 Asynchronous Register Access ....................................................................................................................... 10

3.7 Link Core .......................................................................................................................................................... 12

3.8 PHY/Link Interface ........................................................................................................................................... 14

3.9 PHY Core ......................................................................................................................................................... 14

4 Ball Information .......................................................................................................................................................... 16

5 Internal Registers ....................................................................................................................................................... 22

5.1 PCI Configuration Registers ............................................................................................................................ 22

5.2 Vendor ID Register .......................................................................................................................................... 23

5.3 Device ID Register ........................................................................................................................................... 23

5.4 PCI Command Register ................................................................................................................................... 24

5.5 PCI Status Register ......................................................................................................................................... 25

5.6 Class Code and Revision ID Registers ............................................................................................................ 26

5.7 Latency Timer and Cache Line Size Register .................................................................................................. 26

5.8 Header Type and BIST Register ...................................................................................................................... 27

5.9 OHCI Base Address Register .......................................................................................................................... 27

5.10 PCI Subsystem Identification Register ........................................................................................................... 28

5.11 PCI Power Management Capabilities Pointer Register ................................................................................. 28

5.12 Interrupt Line and Pin Register ...................................................................................................................... 28

5.13 MIN_GNT and MAX_LAT Register ................................................................................................................ 29

5.14 PCI OHCI Control Register ............................................................................................................................ 29

5.15 Capability ID and Next Item Pointer Register ................................................................................................ 30

5.16 Power Management Capabilities Register ..................................................................................................... 31

5.17 Power Management Control and Status Register .......................................................................................... 32

5.18 Power Management CSR PCI-to-PCI Bridge Support Extensions ................................................................ 33

5.19 Power Management Data .............................................................................................................................. 33

5.20 OHCI Registers .............................................................................................................................................. 34

5.21 OHCI Version Register .................................................................................................................................. 37

5.22 Asynchronous Transmit Retries Register ...................................................................................................... 37

5.23 CSR Data Register ........................................................................................................................................ 38

5.24 CSR Compare Register ................................................................................................................................. 38

5.25 CSR Control Register .................................................................................................................................... 38

5.26 Configuration ROM Header Register ............................................................................................................. 39

5.27 Bus Identification Register ............................................................................................................................. 39

5.28 Bus Options Register ..................................................................................................................................... 40

5.29 GUID High Register ....................................................................................................................................... 40

5.30 GUID Low Register ........................................................................................................................................ 41

5.31 Configuration ROM Mapping Register ........................................................................................................... 41

5.32 Posted Write Address Low Register .............................................................................................................. 41

5.33 Posted Write Address High Register ............................................................................................................. 42

5.34 Vendor ID Register ........................................................................................................................................ 42

5.35 Host Controller Control Register .................................................................................................................... 42

5.36 SelfID Buffer Pointer Register ........................................................................................................................ 44

5.37 SelfID Count Register .................................................................................................................................... 44

5.38 Isochronous Receive Multiple Channel Mask High (IRMultiChanMaskHi) Register ...................................... 45

5.39 Isochronous Receive Multiple Channel Mask Low (IRMultiChanMaskLo) Register ...................................... 45

Agere Systems Inc.

Data Sheet

November 2005

FW323 NV129 1394a

PCI PHY/Link Open Host Controller Interface

Table of Contents

(continued)

Contents

Page

5.40 Interrupt Event (IntEvent) Register ................................................................................................................. 45

5.41 Interrupt Mask (IntMask) Register .................................................................................................................. 48

5.42 Isochronous Transmit Interrupt Event (isoXmitIntMask) Register .................................................................. 49

5.43 Isochronous Transmit Interrupt Mask (isoXmitIntMask) Register ................................................................... 50

5.44 Isochronous Receive Interrupt Event (isoRecvIntEvent) Register ................................................................. 50

5.45 Isochronous Receive Interrupt Mask (isoRecvIntMask) Register ................................................................... 51

5.46 Fairness Control Register ............................................................................................................................... 51

5.47 Link Control Register ...................................................................................................................................... 52

5.48 Node Identification Register ........................................................................................................................... 53

5.49 PHY Core Layer Control Register .................................................................................................................. 54

5.50 Isochronous Cycle Timer Register ................................................................................................................. 54

5.51 Asynchronous Request Filter High Register .................................................................................................. 55

5.52 Asynchronous Request Filter Low Register ................................................................................................... 55

5.53 Physical Request Filter High Register ............................................................................................................ 56

5.54 Physical Request Filter Low Register ............................................................................................................. 56

5.55 Asynchronous Context Control Register ........................................................................................................ 57

5.56 Asynchronous Context Command Pointer Register ....................................................................................... 58

5.57 Isochronous Transmit Context Control (IT DMA ContextControl) Register .................................................... 58

5.58 Isochronous Transmit Context Command Pointer Register ........................................................................... 59

5.59 Isochronous Receive Context Control (IR DMA ContextControl) Register .................................................... 60

5.60 Isochronous Receive Context Command Pointer Register ............................................................................ 61

5.61 Isochronous Receive Context Match (IR DMA ContextMatch) Register ........................................................ 62

5.62 FW323 Vendor-Specific Registers ................................................................................................................. 63

5.63 Isochronous DMA Control .............................................................................................................................. 63

5.64 Asynchronous DMA Control ........................................................................................................................... 64

5.65 Link Options ................................................................................................................................................... 65

6 Internal Register Configuration .................................................................................................................................. 66

6.1 PHY Core Register Map ................................................................................................................................... 66

6.2 PHY Core Register Fields ................................................................................................................................ 66

7 Crystal Selection Considerations ............................................................................................................................... 70

7.1 Load Capacitance ............................................................................................................................................ 70

7.2 Adjustment to Crystal Loading ......................................................................................................................... 71

7.3 Crystal/Board Layout ........................................................................................................................................ 71

8 NAND Tree Testing .................................................................................................................................................... 71

9 Solder Reflow and Handling ....................................................................................................................................... 74

10 Absolute Maximum Voltage/Temperature Ratings ................................................................................................... 74

11 Electrical Characteristics .......................................................................................................................................... 75

12 Timing Characteristics .............................................................................................................................................. 77

13 Outline Diagram ....................................................................................................................................................... 78

13.4 129-Ball VTFSBGAC ...................................................................................................................................... 78

14 Ordering Information ................................................................................................................................................ 79

Agere Systems Inc.

FW323 NV129 1394a

PCI PHY/Link Open Host Controller Interface

Data Sheet

November 2005

List of Figures

Figure

Page

Figure 1. FW323 NV129 1394a Mode Block Diagram ............................................................................................. 7

Figure 2. PCI Core Block Diagram ........................................................................................................................... 7

Figure 3. OHCI Core Block Diagram ........................................................................................................................ 8

Figure 4. Link Core Block Diagram ......................................................................................................................... 11

Figure 5. The PHY Core Block Diagram ................................................................................................................. 13

Figure 6. Ball Assignments for the FW323 NV129 ................................................................................................. 16

Figure 7. PHY Core Register Map .......................................................................................................................... 66

Figure 8. PHY Core Register Page 0: Port Status Page ........................................................................................ 68

Figure 9. PHY Core Register Page 1: Vendor Identification Page ......................................................................... 69

Figure 10. Crystal Circuitry ..................................................................................................................................... 70

Figure 11. NAND Tree Logic Structure ................................................................................................................... 73

Agere Systems Inc.

Data Sheet

November 2005

FW323 NV129 1394a

PCI PHY/Link Open Host Controller Interface

List of Tables

Table

Page

Table 1. Cable Ports ..............................................................................................................................................17

Table 2. PCI Signals ..............................................................................................................................................18

Table 3. Test, Reset, Clock, and Configuration Signals .........................................................................................19

Table 4. Power Signals ..........................................................................................................................................21

Table 5. Bit-Field Access Tag Description .............................................................................................................22

Table 6. PCI Configuration Register Map ..............................................................................................................22

Table 7. PCI Command Register Description ........................................................................................................24

Table 8. PCI Status Register ..................................................................................................................................25

Table 9. Class Code and Revision ID Register Description ...................................................................................26

Table 10. Latency Timer and Class Cache Line Size Register Description ...........................................................26

Table 11. Header Type and BIST Register Description .........................................................................................27

Table 12. OHCI Base Address Register Description .............................................................................................27

Table 13. PCI Subsystem Identification Register Description ................................................................................28

Table 14. Interrupt Line and Pin Register Description ...........................................................................................28

Table 15. MIN_GNT and MAX_LAT Register Description .....................................................................................29

Table 16. PCI OHCI Control Register Description .................................................................................................29

Table 17. Capability ID and Next Item Pointer Register Description ......................................................................30

Table 18. Power Management Capabilities Register Description ..........................................................................31

Table 19. Power Management Control and Status Register Description ...............................................................32

Table 20. Power Management Data Register Description .....................................................................................33

Table 21. OHCI Register Map ................................................................................................................................34

Table 22. OHCI Version Register Description ........................................................................................................37

Table 23. Asynchronous Transmit Retries Register Description ............................................................................37

Table 24. CSR Data Register Description ..............................................................................................................38

Table 25. CSR Compare Register Description ......................................................................................................38

Table 26. CSR Control Register Description ..........................................................................................................38

Table 27. Configuration ROM Header Register Description ..................................................................................39

Table 28. Bus Identification Register Description ..................................................................................................39

Table 29. Bus Options Register Description ..........................................................................................................40

Table 30. GUID High Register Description ............................................................................................................40

Table 31. GUID Low Register Description .............................................................................................................41

Table 32. Configuration ROM Mapping Register Description ................................................................................41

Table 33. Posted Write Address Low Register Description ...................................................................................41

Table 34. Posted Write Address High Register Description ...................................................................................42

Table 35. Vendor ID Register Description ..............................................................................................................42

Table 36. Host Controller Control Register Description .........................................................................................42

Table 37. SelfID Buffer Pointer Register Description .............................................................................................44

Table 38. SelfID Count Register Description .........................................................................................................44

Table 39. Isochronous Receive Channel Mask High Register Description ............................................................45

Table 40. Isochronous Receive Channel Mask Low Register Description .............................................................45

Table 41. Interrupt Event Register Description ......................................................................................................46

Table 42. Interrupt Mask Register Description .......................................................................................................48

Table 43. Isochronous Transmit Interrupt Event Register Description ...................................................................49

Table 44. Isochronous Transmit Interrupt Event Description .................................................................................50

Table 45. Isochronous Receive Interrupt Event Description ..................................................................................50

Table 46. Fairness Control Register Description ...................................................................................................51

Table 47. Link Control Register Description ...........................................................................................................52

Table 48. Node Identification Register Description ................................................................................................53

Table 49. PHY Core Layer Control Register Description .......................................................................................54

Table 50. Isochronous Cycle Timer Register Description ......................................................................................54

Table 51. Asynchronous Request Filter High Register Description .......................................................................55

Table 52. Asynchronous Request Filter Low Register Description ........................................................................55

Agere Systems Inc.

查看更多（仅显示前5页内容，查看全部内容请下载文档。）>

L-FW323-06-NV129-DB相似产品对比

	L-FW323-06-NV129-DB	L-FW323-06-NV129-DT
描述	Bus Controller, CMOS, PBGA129	Bus Controller, CMOS, PBGA129
是否Rohs认证	符合	符合
厂商名称	Broadcom(博通)	Broadcom(博通)
Reach Compliance Code	compliant	compliant
JESD-30 代码	S-PBGA-B129	S-PBGA-B129
端子数量	129	129
最高工作温度	70 °C	70 °C
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	FBGA	FBGA
封装等效代码	BGA129,13X13,20	BGA129,13X13,20
封装形状	SQUARE	SQUARE
封装形式	GRID ARRAY, FINE PITCH	GRID ARRAY, FINE PITCH
电源	3.3 V	3.3 V
认证状态	Not Qualified	Not Qualified
标称供电电压	3.3 V	3.3 V
表面贴装	YES	YES
技术	CMOS	CMOS
温度等级	COMMERCIAL	COMMERCIAL
端子形式	BALL	BALL
端子节距	0.5 mm	0.5 mm
端子位置	BOTTOM	BOTTOM

推荐资源

红外遥控发射电路

程控分频器（除法计数器）电路（n=114616）

NXP LPC1768宝马开发板总结: 本帖最后由 zhaojun_xf 于 2015-2-6 13:31 编辑感谢网友旺宝电子发的保姆开发板系列教程，这里在这个帖子中总结一下，方便大家查看，希望网友能够把相应的代码和原理图贴上来，万分感 ......; zhaojun_xf NXP MCU

基于V4L2的视频驱动开发: 作者：刘洪涛,华清远见嵌入式学院讲师。转自http://www.embedu.org/Column/Column320.htm编写基于V4L2视频驱动主要涉及到以下几个知识点：●摄像头方面的知识要了解选用的摄像头的特性，包括访 ......; zhouning201 ARM技术

cc2541的boot问题以及上电flash从哪开始运行: 有没有知道cc2541boot从哪到哪的？还有我们的代码下载从flash什么地方开始？ ...; sbjy3814 无线连接

关于STM32硬件设计问题解答的疑问: 在《STM32硬件设计问题解答》的第11页有个关于ADC的表格，其中标识着电阻值和转换速度，我不明白的是怎么外部电阻越大，转换的速度越快呢，还是说要符合这些特定的值和特定速度。...; 282767310 stm32/stm8

沁恒PD sink端协议芯片CH224K测试、吐槽&另类把玩: 本帖最后由不亦心于 2022-7-7 00:14 编辑沁恒PD sink端协议芯片CH224K测试、吐槽&另类把玩一，写在前面第一次参加芯片推广测评活动，首先感谢论坛及沁恒提供芯片及demo测试 ......; 不亦心国产芯片交流

FPGA开发全攻略—工程师创新设计宝典上册基础篇: FPGA开发全攻略—工程师创新设计宝典上册基础篇...; 280237474 FPGA/CPLD

英特尔为iPhone供应芯片重返手机市场

　　据台湾《经济日报》报道，苹果iPhone 3G下一代产品将采用英特尔Atom处理器，预计于2009、2010年上市。　　3G版iPhone将于7月11日在22个国家和地区同步上市，由于其极具竞争力的价格，甚至在某些国家是零元手机，因此受到了消费者的广泛关注，同时也使诺基亚、三星等手机大厂倍感压力。　　据悉，3G iPhone目前采用的是三星处理器核心，但因英特尔Atom处理器具有省电...[详细]
车载导航中人机语音交互系统的设计与实现

　　语音作为自然的人机接口，可以使车载导航系统实现更安全、更人性化的操作。通过国内外车载导航系统的功能对比可知，支持语音交互是车载导航系统的一个发展趋势。另外，市场信息服务公司J.D Power and Associates的调研数据也表明，56％的消费者更倾向于选择声控的导航系统。因此，开发车载语音导航系统是很有意义的。目前，国内已经具备开发车载语音导航系统的技术基础，特别是文语转换TTS技术...[详细]
高清晰度数字电视传输系统设计与实现方案

　　在有限带宽内传输高清晰度数字电视对视频、音频压缩编码和信道编码都提出了更高的要求，而且在进行地面传输的情况下无线环境的各种衰减和干扰也不可避免，同时考虑到移动环境下的接收需求，在新一代的地面数字电视传输系统中必需引入无线通信的最新技术。数字电视广播和现代数字通讯技术的结合，使得传统的电视传媒得以在通信网络的基础上新生。　　清华大学在综合吸收国外已有高清晰度数字电视标准优点的基础上，完全...[详细]
国标出台难解困国内RFID产业遭资本冷遇

　　“我们的专家组正在加紧工作，如果一切顺利，超高频RFID国家标准有望年内出台。”中国自动识别技术协会秘书长谢颖告诉上海证券报记者。　　谢颖表示，其实该协会一直有属于协会会员的标准，现在的工作是要将该标准通过更严格的审核上升为国家标准。　　标准缺失一直是我国RFID行业人的一块心病。RFID的应用具有跨行业、跨部门甚至全球性等特点，所以，RFID标准显得特别重要。目前国际上主...[详细]
RFID产业增长：真正的商机在哪里

　　【提要】 2007 RFID智能卷标大会二月在美国波士顿举行，约有500名代表参加此次大会。从大会上我们了解到，今后RFID产业发展的重心已不是人们絮叨的零售业巨头和美国国防部对超高频卷标的指令性要求而带动的这些以托盘和包装卷标技术为主的市场，真正的商机已在别处。　　“RFID产业将在各个领域大放异彩，而不再是零售业者和军队对RFID卷标要求带动的领域，”主办公司IDTechEx...[详细]
支持网上医疗设备的显示模块

　　具有网上标准分辨率的TFT-LCD能支持未来可升级的网上医疗设备平台　　医疗电子产品对个人电脑技术及企业网络和数据库的使用率正在不断提高。这些成果有助于护理人员的患者数据管理，并使得信息能够从采集地点迅速而高效地传递至诊断专家和检查医师那里。　　许多医疗设备现已拥有了联网能力，从而为诸如患者集中监护或将医学图像从X光片技师传送至放射线学者等应用的实现奠定了基础。从事此类显示器...[详细]
超高频RFID:以核心创优势以竞争促发展

近期，规模庞大、具有显著推广和示范作用的“北京市城市汽车环保检测RFID系统项目”由清华同方、先施科技联合竞投中标。本次竞标成功也意味着，国内超高频RFID品牌在与国际品牌的角逐中胜出。为此，RFID射频快报特别访问了深圳先施科技总经理冯建华先生，就国内与国际品牌各自的竞争优势以及国内品牌如何积极应对国际竞争的问题，与冯总进行了深入交流。　 RFID射频快报记者（以下简称RFID射频快报）：冯...[详细]
AMD谈笔记本架构芯片市场大战在即

　　芯片市场的发展现状，可大致概括为Intel、AMD、SIS、VIA等芯片组研发厂商之间的缤纷争斗过程。08年初，英特尔携45nm制程处理器之强悍性能及SantaRosa移动平台余威意欲一统江湖，而此刻，一场攸关芯片市场命运新走势的战争正在徐徐拉开大幕。在这场新的争夺中，高清应用成为主流芯片厂商争夺的新战场。面对英特尔即将推出的新一代移动芯片组“Montevina”，也就是国内俗称的“迅驰2”...[详细]
基于MC68HC908JB8的USB指纹采集仪

　　随着计算机技术的进步，图像处理与模式识别方法的发展，指纹处理技术日臻成熟，在众多领域得到了广泛的应用。而指纹采集是指纹处理的第一步，本文介绍了一种基于MC68HC908JB8的便携式USB指纹采集方案，该方案能方便灵活的采集高质量的指纹图像，文中具体讨论了系统硬件以及相关驱动和应用程序的设计。　　指纹是指人类手指上出现的条状纹路，他们的形成依赖于胚胎发育时的环境和遗传。世界上几乎没有两个...[详细]
三星拟投资逾10亿美元改造内存芯片生产线

　　三星电子（Samsung Electronics）本周一宣布，该公司计划今年投资1.05万亿韩元（合10.5亿美元）对内存芯片生产线进行技术改造。　　三星电子在向证监会递交的文件中表示，这笔投资将用于改造生产线，改进生产工艺，以提高该公司在内存芯片产量和价格方面的竞争力。 ...[详细]
TI推出ZigBee认证Z-Stack 软件的最新版

2008 年 7 月 11 日, 德州仪器 (TI) 宣布推出业界领先的 ZigBee 认证 Z-Stack 软件的最新版（可通过 http://focus.ti.com.cn/cn/docs/toolsw/folders/print/z-stack.html 免费下载），此举进一步加强了其在 ZigBee 软硬件系列解决方案领域的领先地位。 Z-Stack...[详细]
必须严格对医生自带植入性医疗器械监管

　　植入性医疗器械属高风险产品，如果产品质量不合格或者使用不当，很容易引发不良事件，甚至危及患者生命健康。近期，笔者就植入性医疗器械管理课题深入辖区医疗机构调查，发现外请医生自带植入性医疗器械安全隐患很大，亟待加强规范化管理。　　调查发现，目前大多医疗机构对外请医师自带的植入性医疗器械疏于管理，主要体现在以下三个方面：　　一、审核不严格。目前医疗机构外请的医...[详细]
召回植入医疗器械厂家要为患者出费用

　　《医疗器械召回管理办法》征求意见稿发布——记者从药监局了解到，关于《医疗器械召回管理办法》的征求意见稿已完成，其召回将根据安全隐患程度分为三级。　　同时，对于植入性医疗器械，生产企业要承担应召回或者更换该医疗器械而产生的费用。国家药监局表示，对征求意见稿中的内容有意见的企业、个人，可以在3月31日前将意见反馈至该局政策法规司法规处。 ...[详细]
1-Wire总线与DS18B20应用仿真(图)

　　作为一种单主机多从机的总线系统，在一条1-Wire总线上可挂接的从器件数量几乎不受限制。为了不引起逻辑上的冲突，所有从器件的1-Wire总线接口都是漏极开路的，因此在使用时必须对总线外加上拉电阻（一般取5kΩ左右）。主机对1-Wire总线的基本操作分为复位、读和写三种，其中所有的读写操作均为低位在前高位在后。复位、读和写是1-Wire总线通信的基础，下面通过具体程序详细介绍这3种操作的时序要...[详细]
基于DSP的智能控制器高可靠性分析与设计(图)

　　硬件电路原理如图1所示，在具体设计中，每个部分都应考虑抗干扰问题，以最大限度地减小干扰对整个系统性能的影响，确保系统具有足够高的可靠性。　　　　图1 智能控制器硬件电路原理框图　　①DSP部分　　本控制器以TI公司的TMS320F2812（以下简称F2812）为核心，它是一款专用于控制的高性能、多功能、高性价比的32位定点DSP芯片。F2812部分的电路设计重点考虑如下问...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多