Preliminary
Datasheet
RJK0452DPB
40V, 45A, 3.5m max.
Silicon N Channel Power MOS FET
Power Switching
Features
High speed switching
Capable of 4.5 V gate drive
Low drive current
High density mounting
Low on-resistance
R
DS(on)
= 2.8 m
typ. (at V
GS
= 10 V)
Pb-free
Halogen-free
R07DS0074EJ0200
Rev.2.00
Apr 09, 2013
Outline
RENESAS Package code: PTZZ0005DA-A
(Package name: LFPAK)
5
D
5
4
G
3
12
4
1, 2, 3
4
5
Source
Gate
Drain
S S S
1 2 3
Application
Switching Mode Power Supply
Absolute Maximum Ratings
(Ta = 25°C)
Item
Drain to source voltage
Gate to source voltage
Drain current
Drain peak current
Body-drain diode reverse drain current
Avalanche current
Avalanche energy
Channel dissipation
Channel to Case Thermal Resistance
Channel temperature
Storage temperature
Notes: 1. PW
10
s,
duty cycle
1%
2. Value at Tch = 25C, Rg
50
3. Tc = 25C
Symbol
V
DSS
V
GSS
I
D
I
D(pulse)Note1
I
DR
I
AP
E
AS Note 2
Pch
Note3
ch-C
Tch
Tstg
Note 2
Ratings
40
20
45
180
45
22.5
40.5
55
2.27
150
–55 to +150
Unit
V
V
A
A
A
A
mJ
W
C/W
C
C
This product is for the low voltage drive ( 10V).
If the driving voltage is over 10 V under normal conditions, please use the product for high gate to source cutoff voltage
(V
GS(off)
) which characteristics has been improved.
R07DS0074EJ0200 Rev.2.00
Apr 09, 2013
Page 1 of 6
RJK0452DPB
Preliminary
Electrical Characteristics
(Ta = 25°C)
Item
Drain to source breakdown voltage
Gate to source leak current
Zero gate voltage drain current
Gate to source cutoff voltage
Static drain to source on state
resistance
Forward transfer admittance
Input capacitance
Output capacitance
Reverse transfer capacitance
Gate Resistance
Total gate charge
Gate to source charge
Gate to drain charge
Turn-on delay time
Rise time
Turn-off delay time
Fall time
Body–drain diode forward voltage
Body–drain diode reverse recovery
time
Notes: 4. Pulse test
Symbol
V
(BR)DSS
I
GSS
I
DSS
V
GS(off)
R
DS(on)
R
DS(on)
|y
fs
|
Ciss
Coss
Crss
Rg
Qg
Qgs
Qgd
t
d(on)
t
r
t
d(off)
t
f
V
DF
t
rr
Min
40
—
—
1.2
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Typ
—
—
—
—
2.8
3.5
108
4030
650
270
0.4
26
12
6.6
18
6.0
65
8.5
0.83
35
Max
—
0.1
1
2.5
3.5
4.7
—
—
—
—
—
—
—
—
—
—
—
—
1.1
—
Unit
V
A
A
V
m
m
S
pF
pF
pF
nC
nC
nC
ns
ns
ns
ns
V
ns
Test Conditions
I
D
= 10 mA, V
GS
= 0 V
V
GS
=
20
V, V
DS
= 0 V
V
DS
= 40 V, V
GS
= 0 V
V
DS
= 10 V, I
D
= 1 mA
I
D
= 22.5 A, V
GS
= 10 V
Note4
I
D
= 22.5 A, V
GS
= 4.5 V
Note4
I
D
= 22.5 A, V
DS
= 10 V
Note4
V
DS
= 10 V, V
GS
= 0 V,
f = 1 MHz
V
DD
= 10 V, V
GS
= 4.5 V,
I
D
= 45 A
V
GS
= 10 V, I
D
= 22.5 A,
V
DD
10 V, R
L
= 0.44
,
Rg = 4.7
I
F
= 45 A, V
GS
= 0 V
Note4
I
F
= 45 A, V
GS
= 0 V
di
F
/ dt = 100 A/
s
R07DS0074EJ0200 Rev.2.00
Apr 09, 2013
Page 2 of 6
RJK0452DPB
Preliminary
Main Characteristics
Power vs. Temperature Derating
80
1000
10
μs
Maximum Safe Operation Area
Channel Dissipation Pch (W)
Drain Current I
D
(A)
60
100
10
0
μ
s
40
10
PW = 10 ms
1
Operation in this area
is limited by R
DS(on)
1
m
s
20
0
50
100
150
200
Tc = 25°C
0.1 1 shot Pulse
0.1
1
DC Operation
10
100
Case Temperature Tc (°C)
Drain to Source Voltage V
DS
(V)
Typical Output Characteristics
50
3.0 V
4.5 V
Pulse Test
2.8 V
10 V
30
50
Typical Transfer Characteristics
V
DS
= 10 V
Pulse Test
Drain Current I
D
(A)
Drain Current I
D
(A)
40
40
30
20
2.6 V
20
25°C
Tc = 75°C
–25°C
10
V
GS
= 2.4 V
10
0
2
4
6
8
10
0
1
2
3
4
5
Drain to Source Voltage V
DS
(V)
Drain to Source Saturation Voltage vs.
Gate to Source Voltage
200
160
Gate to Source Voltage V
GS
(V)
Static Drain to Source on State Resistance
vs. Drain Current
Drain to Source on State Resistance
R
DS (on)
(mΩ)
Drain to Source Saturation Voltage
V
DS (on)
(mV)
100
Pulse Test
Pulse Test
10
V
GS
= 4.5 V
10 V
1
120
80
I
D
= 20 A
40
10 A
5A
0
4
8
12
16
20
0.1
1
10
100
1000
Gate to Source Voltage V
GS
(V)
Drain Current I
D
(A)
R07DS0074EJ0200 Rev.2.00
Apr 09, 2013
Page 3 of 6
RJK0452DPB
Static Drain to Source on State Resistance
vs. Temperature
10
Pulse Test
I
D
= 22.5 A
10000
Preliminary
Typical Capacitance vs.
Drain to Source Voltage
Static Drain to Source on State Resistance
R
DS (on)
(mΩ)
6
V
GS
= 4.5 V
4
10 V
2
0
–25
Capacitance C (pF)
8
Ciss
1000
Coss
100
0
25
50
75
100 125 150
0
V
GS
= 0 V
f = 1 MHz
10
20
30
Crss
40
Case Temperature Tc (
°
C)
Drain to Source Voltage V
DS
(V)
Reverse Drain Current vs.
Source to Drain Voltage
Gate to Source Voltage V
GS
(V)
20
50
Dynamic Input Characteristics
Drain to Source Voltage V
DS
(V)
50
V
GS
16
V
DD
= 25 V
10 V
30
V
DS
12
Reverse Drain Current I
DR
(A)
I
D
= 45 A
Pulse Test
40
10 V
5V
30
40
20
8
20
V
GS
= 0
10
V
DD
= 25 V
10 V
0
20
40
60
80
4
10
0
0
100
0
0.4
0.8
1.2
1.6
2.0
Gate Charge Qg (nC)
Source to Drain Voltage V
SD
(V)
Maximum Avalanche Energy vs.
Channel Temperature Derating
50
I
AP
= 22.5 A
V
DD
= 15 V
duty < 0.1 %
Rg
≥
50
Ω
Avalanche Energy E
AS
(mJ)
40
30
20
10
0
25
50
75
100
125
150
Channel Temperature Tch (°C)
R07DS0074EJ0200 Rev.2.00
Apr 09, 2013
Page 4 of 6
RJK0452DPB
Normalized Transient Thermal Impedance vs. Pulse Width
Preliminary
Normalized Transient Thermal Impedance
γ
s (t)
3
Tc = 25°C
1
D=1
0.5
0.3
0.2
0.1
0.1
θch
– c (t) =
γ
s (t) •
θch
– c
θch
– c = 2.27°C/W, Tc = 25°C
P
DM
PW
T
1m
10 m
100 m
1
10
D=
PW
T
0.05
0.03
2
0.0
lse
1
t pu
0.0
ho
1s
0.01
10
μ
100
μ
Pulse Width PW (s)
Avalanche Test Circuit
Avalanche Waveform
1
2
L
•
I
AP2
•
V
DSS
V
DSS
– V
DD
V
(BR)DSS
I
AP
V
DD
V
DS
V
DS
Monitor
L
I
AP
Monitor
E
AS
=
Rg
D. U. T
I
D
Vin
15 V
50
Ω
0
V
DD
Switching Time Test Circuit
Vin Monitor
D.U.T.
Rg
R
L
V
DS
= 10 V
Vin
Vout
Vin
10 V
Vout
Monitor
Switching Time Waveform
90%
10%
10%
10%
90%
td(on)
tr
90%
td(off)
tf
R07DS0074EJ0200 Rev.2.00
Apr 09, 2013
Page 5 of 6
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
