电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MK2304S-1IT

产品描述PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8
产品类别逻辑    逻辑   
文件大小87KB,共8页
制造商Renesas(瑞萨电子)
官网地址https://www.renesas.com/
下载文档 详细参数 选型对比 全文预览

MK2304S-1IT概述

PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8

MK2304S-1IT规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Renesas(瑞萨电子)
包装说明SOP, SOP8,.25
Reach Compliance Codenot_compliant
系列2304
输入调节STANDARD
JESD-30 代码R-PDSO-G8
JESD-609代码e0
长度4.9 mm
逻辑集成电路类型PLL BASED CLOCK DRIVER
最大I(ol)0.008 A
湿度敏感等级1
功能数量1
反相输出次数
端子数量8
实输出次数4
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP8,.25
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)240
电源3.3 V
认证状态Not Qualified
Same Edge Skew-Max(tskwd)0.4 ns
座面最大高度1.75 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn85Pb15)
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度3.9 mm
最小 fmax133 MHz

MK2304S-1IT文档预览

DATASHEET
ZERO DELAY, LOW SKEW BUFFER
Description
The MK2304-1 is a low jitter, low skew, high performance
Phase Lock Loop (PLL) based zero delay buffer for high
speed applications. Based on IDT’s proprietary low jitter
PLL techniques, the device provides four low skew outputs
at speeds up to 133 MHz at 3.3 V. The MK2304-1 includes
two banks of two outputs each 1X. In the zero delay mode,
the rising edge of the input clock is aligned with the rising
edges of all 4 outputs. Compared to competitive CMOS
devices, the MK2304-1 has the lowest jitter.
IDT manufactures the largest variety of clock generators
and buffers and is the largest clock supplier in the world.
MK2304-1
Features
Packaged in 8-pin SOIC
Zero input-output delay
2 banks of two 1X outputs
Output to output skew is less than 200 ps
Output clocks up to 133 MHz at 3.3 V
Full CMOS outputs with 8 mA output drive capability at
TTL levels at 3.3 V
Spectrum clock generators
Spread Smart
TM
technology Works with Spread
Advanced, low power, sub micron CMOS process
Operating voltage of 3.3 V
Available in industrial temperature range
Block Diagram
VDD
1
FBIN
PLL
CLKIN
CLKA1
CLKA2
BANK
A
CLKB1
CLKB2
BANK
B
1
GND
IDT®
ZERO DELAY, LOW SKEW BUFFER
1
MK2304-1
REV G 072710
MK2304-1
ZERO DELAY, LOW SKEW BUFFER
ZDB
Pin Assignment
Feedback Configuration Table
Feedback From
Bank A
Bank B
CLKA1:A2
CLKIN
CLKIN
CLKB1:B2
CLKIN
CLKIN
REF
CLKA1
CLKA2
GND
1
2
3
4
8
7
6
5
FBK
VDD
CLKB2
CLKB1
8 Pi n ( 150 mi l ) SOI C
Pin Descriptions
Pin
Number
1
2
3
4
5
6
7
8
Pin Name
REF
CLKA1
CLKA2
GND
CLKB1
CLKB1
VDD
FBK
Pin Type
Input
Output
Output
Power
Output
Output
Power
Input
Pin Description
Clock input. Connect to input clock source. 5 V tolerant input.
Clock A1 output.
Clock A2 output.
Connect to ground.
Clock B1 output.
Clock B2 output.
3.3 V Power Supply.
PLL feedback input.
IDT®
ZERO DELAY, LOW SKEW BUFFER
2
MK2304-1
REV G 072710
MK2304-1
ZERO DELAY, LOW SKEW BUFFER
ZDB
External Components
The Mk2304-1 requires a minimum number of external components for proper operation. Decoupling capacitors of
0.1μF should be connected between VDD and GND, as close to the part as possible. A 33Ω series terminating
resistor should be used on each clock output to reduce reflections.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the MK2304-1. These ratings, which are
standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these
or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
Item
Supply Voltage, VDD
All Inputs and Outputs, except CLKIN
CLKIN
Ambient Operating Temperature (commercial)
Ambient Operating Temperature (industrial)
Storage Temperature
Junction Temperature
Soldering Temperature
7V
Rating
-0.5 V to VDD+0.5 V
-0.5 V to +5.5 V
0 to +70
°
C
-40 to +85
°
C
-65 to +150
°
C
175
°
C
260
°
C
Recommended Operation Conditions
Parameter
Ambient Operating Temperature (commercial)
Ambient Operating Temperature (industrial)
Power Supply Voltage (measured in respect to GND)
Min.
0
-40
+3.0
Typ.
Max.
+70
+85
+3.6
Units
°
C
°
C
V
IDT®
ZERO DELAY, LOW SKEW BUFFER
3
MK2304-1
REV G 072710
MK2304-1
ZERO DELAY, LOW SKEW BUFFER
ZDB
DC Electrical Characteristics
VDD=3.3 V ±10%
, Commercial temperature 0 to +70° C
Parameter
Operating Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Operating Supply Current
100 MHz, CLKIN
Short Circuit Current
Input Capacitance
Symbol
VDD
V
IH
V
IL
V
OH
V
OL
IDD
I
OS
C
IN
Conditions
Min.
3.0
2
Typ.
Max.
3.6
0.8
Units
V
V
V
V
V
mA
mA
pF
I
OH
= -8 mA
I
OL
= 8 mA
No Load
Each output
FBIN
2.4
0.4
45
TBD
7
VDD=3.3 V ±10%
, Industrial temperature -40 to +85° C
Parameter
Operating Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Operating Supply Current
100 MHz, CLKIN
Short Circuit Current
Input Capacitance
Symbol
VDD
V
IH
V
IL
V
OH
V
OL
IDD
I
OS
C
IN
Conditions
Min.
3.0
2
Typ.
Max.
3.6
0.8
Units
V
V
V
V
V
mA
mA
pF
I
OH
= -8 mA
I
OL
= 8 mA
No Load
Each output
FBIN
2.4
0.4
45
TBD
7
IDT®
ZERO DELAY, LOW SKEW BUFFER
4
MK2304-1
REV G 072710
MK2304-1
ZERO DELAY, LOW SKEW BUFFER
ZDB
AC Electrical Characteristics
VDD = 3.3 V ±10%
, Commercial Temperature 0 to +70° C
Parameter
Output Frequency
Output Frequency
Output Rise Time
Output Rise Time
Output Fall Time
Output Fall Time
Output Clock Duty Cycle
Output Clock Duty Cycle
Device to Device skew, equally
loaded
Output to Output skew, equally
loaded, On same bank
Skew from Output Bank A to
Output Bank B
Delay CLKIN Rising Edge to
FBIN Rising Edge
Maximum Absolute Jitter
Cycle to Cycle Jitter
30 pF loads
66.67 MHz outputs
15pF loads
66.67 MHz outputs
PLL Lock Time
t
LOCK
Stable power supply, valid
clocks on CLKIN, FBIN
t
OR
t
OR
t
OF
t
OF
Symbol
Conditions
FBIN to CLKA1,
30 pF Load
FBIN to CLKA1,
15 pf Load
0.8 to 2.0 V, C
L
=30 pF
0.8 to 2.0 V, C
L
=15 pF
0.8 to 2.0 V, C
L
=30 pF
0.8 to 2.0 V, C
L
=15 pF
At 1.4 V, CL=30 pf
At 1.4 V, CL=15 pf
Rising edges at VDD/2
Rising edges at VDD/2
All outputs equally loaded
Measured at VDD/2
Min.
10
10
Typ.
Max. Units
100
133
2.2
1.5
2.2
1.5
MHz
MHz
ns
ns
ns
ns
%
%
ps
ps
ps
ps
ps
200
175
1
ps
ps
ms
40
45
50
50
60
55
500
200
400
±250
300
VDD = 3.3V ±10%
, Industrial Temperature -40 to +85° C
Parameter
Output Frequency
Output Frequency
Output Rise Time
Output Rise Time
Output Fall Time
Output Fall Time
t
OR
t
OR
t
OF
t
OF
Symbol
Conditions
FBIN to CLKA1,
30 pF Load
FBIN to CLKA1,
15 pf Load
0.8 to 2.0 V, C
L
=30 pF
0.8 to 2.0 V, C
L
=15 pF
0.8 to 2.0 V, C
L
=30 pF
0.8 to 2.0 V, C
L
=15 pF
Min.
10
10
Typ.
Max. Units
100
133
2.5
1.5
2.5
1.5
MHz
MHz
ns
ns
ns
ns
IDT®
ZERO DELAY, LOW SKEW BUFFER
5
MK2304-1
REV G 072710

MK2304S-1IT相似产品对比

MK2304S-1IT MK2304S-1I MK2304S-1 MK2304S-1T
描述 PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8 PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8 PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8 PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8
是否Rohs认证 不符合 不符合 不符合 不符合
厂商名称 Renesas(瑞萨电子) Renesas(瑞萨电子) Renesas(瑞萨电子) Renesas(瑞萨电子)
包装说明 SOP, SOP8,.25 SOP, SOP8,.25 SOP, SOP8,.25 SOP, SOP8,.25
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant
系列 2304 2304 2304 2304
输入调节 STANDARD STANDARD STANDARD STANDARD
JESD-30 代码 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8
JESD-609代码 e0 e0 e0 e0
长度 4.9 mm 4.9 mm 4.9 mm 4.9 mm
逻辑集成电路类型 PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
最大I(ol) 0.008 A 0.008 A 0.008 A 0.008 A
湿度敏感等级 1 1 1 1
功能数量 1 1 1 1
端子数量 8 8 8 8
实输出次数 4 4 4 4
最高工作温度 85 °C 85 °C 70 °C 70 °C
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 SOP SOP SOP SOP
封装等效代码 SOP8,.25 SOP8,.25 SOP8,.25 SOP8,.25
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
峰值回流温度(摄氏度) 240 240 240 240
电源 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.4 ns 0.4 ns 0.4 ns 0.4 ns
座面最大高度 1.75 mm 1.75 mm 1.75 mm 1.75 mm
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3 V 3 V 3 V 3 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES
技术 CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL
端子面层 Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
端子形式 GULL WING GULL WING GULL WING GULL WING
端子节距 1.27 mm 1.27 mm 1.27 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 30 30 30 30
宽度 3.9 mm 3.9 mm 3.9 mm 3.9 mm
最小 fmax 133 MHz 133 MHz 133 MHz 133 MHz
天祥 十天学会CPLD FPGA VHDL视频教程(3.12G完整版)
自从天祥电子推出40小时的“十天学会单片机和C语言编程”视频教程后,受到了广大电子爱好者的好评,并希望我们能够赶紧推出“CPLD器件及VHDL程序设计”的视频教程,为了能够满足大家的要求,提 ......
676797119 FPGA/CPLD
如何制作hex文件烧录上位机
可以自动识别的usb烧录器,我现在的问题是协议是如何的? 比方说,我将hex文件烧录到单片机的话,是用单片机的串口进行接收,然后如何把hex再弄到flash呢?...
yangganglone Microchip MCU
重金求otm4001的代码
找了些资料但是不完整,有没有做过的同仁,有知道这个屏的时序和那个型号兼容的也行。 ...
huo_hu 单片机
关于DriverStudio安装蓝屏的问题
我的系统是win7,安装DriverStudio重启后出现蓝屏,然后一闪就自动重启了,之后就提示是否启动系统恢复,但是恢复后还是蓝屏。。谁用过DriverStudio的高手知道怎么整么。。...
liujincai1230 嵌入式系统
RT_THREAD消息队列收发消息(包括紧急消息的问题)
一直想加紧把RT学完,然后再应用。 但坛子里一直不火。大家貌似不是很关注,但我本人还是尽点责任了。。。 下面是一个关于消息队列的应用程序。 在这个程序里面建立了三个线程,一个接收 ......
shilaike 嵌入式系统
《MCU工程师炼成记》书中75页上面那段程序
搞了一下午,终于把这个程序搞稳定了。 #include /* * main.c */ void main(void) { WDTCTL = WDTPW + WDTHOLD; P1DIR |= BIT0; P1DIR &= ~BIT3; /*设置为上拉,没有这个的话 ......
an736007364 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1943  712  4  1592  1521  40  15  1  33  31 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved