电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LTC2290_15

产品描述Dual 12-Bit, 10Msps Low Power 3V ADC
文件大小728KB,共24页
制造商Linear ( ADI )
官网地址http://www.analog.com/cn/index.html
下载文档 全文预览

LTC2290_15概述

Dual 12-Bit, 10Msps Low Power 3V ADC

文档预览

下载PDF文档
LTC2290
Dual 12-Bit, 10Msps
Low Power 3V ADC
FEATURES
DESCRIPTIO
Integrated Dual 12-Bit ADCs
Sample Rate: 10Msps
Single 3V Supply (2.7V to 3.4V)
Low Power: 120mW
71.3dB SNR
90dB SFDR
110dB Channel Isolation
Multiplexed or Separate Data Bus
Flexible Input: 1V
P-P
to 2V
P-P
Range
575MHz Full Power Bandwidth S/H
Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Pin Compatible Family
105Msps: LTC2282 (12-Bit), LTC2284 (14-Bit)
80Msps: LTC2294 (12-Bit), LTC2299 (14-Bit)
65Msps: LTC2293 (12-Bit), LTC2298 (14-Bit)
40Msps: LTC2292 (12-Bit), LTC2297 (14-Bit)
25Msps: LTC2291 (12-Bit), LTC2296 (14-Bit)
10Msps: LTC2290 (12-Bit), LTC2295 (14-Bit)
64-Pin (9mm
×
9mm) QFN Package
The LTC
®
2290 is a 12-bit 10Msps, low power dual 3V
A/D converter designed for digitizing high frequency, wide
dynamic range signals. The LTC2290 is perfect for
demanding imaging and communications applications
with AC performance that includes 71.3dB SNR and 90dB
SFDR for signals well beyond the Nyquist frequency.
DC specs include
±0.3LSB
INL (typ),
±0.15LSB
DNL (typ)
and no missing codes over temperature. The transition
noise is a low 0.25LSB
RMS
.
A single 3V supply allows low power operation. A separate
output supply allows the outputs to drive 0.5V to 3.6V
logic. An optional multiplexer allows both channels to
share a digital output bus.
A single-ended CLK input controls converter operation.
An optional clock duty cycle stabilizer allows high perfor-
mance at full speed for a wide range of clock duty cycles.
, LTC and LT are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
APPLICATIO S
Wireless and Wired Broadband Communication
Imaging Systems
Spectral Analysis
Portable Instrumentation
TYPICAL APPLICATIO
+
ANALOG
INPUT A
INPUT
S/H
12-BIT
PIPELINED
ADC CORE
OV
DD
OUTPUT
DRIVERS
D11A
1.0
0.8
0.6
D0A
OGND
INL ERROR (LSB)
0.4
0.2
0
–0.2
–0.4
–0.6
–0.8
CLK A
CLOCK/DUTY CYCLE
CONTROL
MUX
CLOCK/DUTY CYCLE
CONTROL
OV
DD
CLK B
–1.0
0
1024
2048
CODE
3072
4096
2290 TA01
+
ANALOG
INPUT B
INPUT
S/H
12-BIT
PIPELINED
ADC CORE
OUTPUT
DRIVERS
D11B
D0B
OGND
2295 TA01
U
Typical INL, 2V Range
2290fa
U
U
1

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 381  2496  2272  496  1326  9  13  57  50  26 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved