电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT9375AB-08P1-YY20-100.000000E

产品描述XO, Clock,
产品类别无源元件    振荡器   
文件大小1MB,共23页
制造商SiTime
下载文档 详细参数 全文预览

SIT9375AB-08P1-YY20-100.000000E概述

XO, Clock,

SIT9375AB-08P1-YY20-100.000000E规格参数

参数名称属性值
厂商名称SiTime
Reach Compliance Codeunknown

SIT9375AB-08P1-YY20-100.000000E文档预览

SiT9375
Low Jitter Differential XO for Standard Frequencies
ADVANCED
Description
The SiT9375 is a differential MEMS oscillator that is
engineered for low-jitter applications requiring standard
frequencies from 25 MHz to 644.53125 MHz.
A unique FlexSwing output-driver performs like LVPECL
but provides independent control of voltage swing and DC
offset to simplify interfacing with chipsets having non-
standard input voltage requirements and eliminate all
external source-bias resistors. The device also integrates
multiple on-chip regulators to filter power supply noise,
eliminating the need for an external dedicated LDO.
The SiT9375 can be factory programmed for specific
combinations of frequency, stability, voltage, output
signaling, and pin 1 functionality. Programmability enables
designers to optimize clock configurations while
eliminating long lead times and customization costs
associated with quartz devices where each combination is
custom built.
The wide frequency range and programmability makes
this device ideal for communications, enterprise, and
industrial applications that require a variety of frequencies
and operate in noisy environments.
Refer to
Manufacturing Notes
for proper reflow profile,
tape and reel dimension, and other manufacturing related
information.
Features
Standard frequencies from 25 MHz to 644.53125 MHz
200 fs RMS typical phase jitter, 12 kHz to 20 MHz
Excellent power-supply noise rejection
LVPECL, LVDS, HCSL, Low-power HCSL, and
FlexSwing signaling options
±20, ±25, ±30, and ±50 ppm frequency stabilities
Wide temperature support up to -40°C to 105°C
Factory programmable options for low lead time
1.8 V, 2.5 V, 3.3 V, and wide continuous range power
supply voltage
2 x 1.6, 2.5 x 2, 3.2 x 2.5 mm x mm package
(Contact
SiTime
for 7 x 5, and 5 x 3.2 mm x mm
packages)
Applications
100G/200G/400G network equipment
Optical modules
Coherent optics
Network switches, routers
Industrial networking equipment
Server and storage systems
Industrial networks
Test and measurement
Broadcast video
Block Diagram
Package Pinout
OE/NF
NF
GND
1
6
VDD
OUTN
OUTP
2
5
3
4
Figure 1. SiT9375 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 17
for Pin Descriptions)
Rev 0.52
July 28, 2020
www.sitime.com
SiT9375
Low Jitter Differential XO for Standard Frequencies
Ordering Information
ADVANCED
SiT9375AC-01B2-3310-125.000000T
Part Family
“SiT9375”
Revision Letter
“A” is the revision of Silicon
Temperature Range
“C”:
“I”:
“B”:
“E”:
Extended Commercial, -20 to 70°C
Industrial, -40 to 85°C
-40 to 95°C
Extended Industrial, -40 to 105°C
Reserved
“0-”: Default
Pin 1 Functionality
Signaling Group
“-”: LVPECL, LVDS, HCSL, Low-power
HCSL
“1”: FlexSwing referenced to voltage
on VDD pin.
For FlexSwing referenced to voltage
on GND pin,
Contact SiTime.
Signaling Type
“01”: LVPECL
“02”: LVDS
“04”: HCSL
“08”: Low-power HCSL, with integrated
series termination
“FS”: FlexSwing, VHn=Vdd − 1.05 V,
VLn=Vdd − 1.55 V, see
Table 5.
Contact SiTime
for other options.
Frequency Stability
“1”:
“2”:
“8”:
“3”:
±20 ppm
±25 ppm
±30 ppm
±50 ppm
“0”: NF (no function)
“1”: OE active high
“2”: OE active low
Supply Voltage
“18”: 1.8 V ±5%
“25”: 2.5 V ±10%
“33”: 3.3 V ±10%
“XX”: 2.25 V to 3.63 V
“YY”: 1.71 V to 3.63 V
Frequency
Refer to the frequencies in Table 1
Packaging
Refer to
Table 2
for packing method
Leave blank for bulk (for sampling only)
Package Size
“P”: 2.0 x 1.6 mm x mm
“A”: 2.5 x 2.0 mm x mm
“B”: 3.2 x 2.5 mm x mm
Table 1. Supported Frequencies
25.000000 MHz
98.304000 MHz
153.600000 MHz
212.500000 MHz
30.720000 MHz
100.000000 MHz
155.520000 MHz
250.000000 MHz
50.000000 MHz
106.250000 MHz
156.250000 MHz
300.000000 MHz
53.125000 MHz
122.880000 MHz
159.375000 MHz
312.500000 MHz
61.440000 MHz
125.000000 MHz
160.000000 MHz
322.265625 MHz
62.500000 MHz
133.333333 MHz
161.132813 MHz
625.000000 MHz
74.250000 MHz
148.500000 MHz
166.666666 MHz
644.531250 MHz
75.000000 MHz
150.000000 MHz
200.000000 MHz
Table 2. Ordering Codes for Supported Tape & Reel Packing Method
Device Size
(mm x mm)
2.0 x 1.6
2.5 x 2.0
3.2 x 2.5
8 mm T&R
(3ku)
D
D
D
8 mm T&R
(1ku)
E
E
E
Rev 0.52
Page 2 of 23
www.sitime.com
SiT9375
Low Jitter Differential XO for Standard Frequencies
TABLE OF CONTENTS
ADVANCED
Description ................................................................................................................................................................................... 1
Features ....................................................................................................................................................................................... 1
Applications .................................................................................................................................................................................. 1
Block Diagram .............................................................................................................................................................................. 1
Package Pinout ............................................................................................................................................................................ 1
Ordering Information .................................................................................................................................................................... 2
Electrical Characteristics .............................................................................................................................................................. 4
Pin Description ........................................................................................................................................................................... 11
FlexSwing Configurations ........................................................................................................................................................... 12
Waveform Diagrams................................................................................................................................................................... 14
Termination Diagrams ................................................................................................................................................................ 17
LVPECL and FlexSwing Termination .................................................................................................................................. 17
LVDS, Supply Voltage: 1.8 V
±5%,
2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V ...................................... 18
HCSL, Supply Voltage: 1.8 V
±5%,
2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V ...................................... 18
Low-power HCSL, Supply Voltage: 1.8 V
±5%,
2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V.................... 18
Dimensions and Patterns ― 2.0 x 1.6 mm x mm ....................................................................................................................... 19
Dimensions and Patterns ― 2.5 x 2.0 mm x mm ....................................................................................................................... 20
Dimensions and Patterns ― 3.2 x 2.0 mm x mm ....................................................................................................................... 21
Additional Information................................................................................................................................................................. 22
Revision History ......................................................................................................................................................................... 22
Rev 0.52
Page 3 of 23
www.sitime.com
SiT9375
Low Jitter Differential XO for Standard Frequencies
Electrical Characteristics
ADVANCED
All Min and Max limits in the Electrical Characteristics tables are specified over operating temperature and rated operating
voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal
supply voltage.
Table 3. Electrical Characteristics – Common to All Output Signaling Types
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
Typ.
Max.
Unit
MHz
ppm
Condition
Refer to frequencies listed in
Ordering Information
section.
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, load variation of 15 pF
±
10%, and 10 years
aging at 25°C
Inclusive of initial tolerance, operating temperature, rated power
supply voltage, load variation of 15 pF
±
10%, and first year aging
at 25°C
Ambient temperature of 25°C
Extended commercial, ambient temperature
Industrial, ambient temperature
Ambient temperature
Extended industrial, ambient temperature
Voltage-supply order code “YY”
Voltage-supply order code “XX”
Voltage-supply order code “18”.
Contact SiTime
for 1.5 V
Voltage-supply order code “25”
Voltage-supply order code “33”
Pins 1 and 2 for OE and SE, respectively
Pins 1 and 2 for OE and SE, respectively
Pins 1 and 2 for OE and SE, respectively
See
Figure 5
and
Figure 7
Measured from the time Vdd reaches its rated minimum value
Measured from the time OE pin toggles to enable logic level to
the time clock pins reach 90% of swing. See
Figure 12
Measured from the time OE pin toggles to disable logic level to
the last clock edge. See
Figure 13
12 kHz to 20 MHz offset frequency integration bandwidth,
156.25 MHz
12 kHz to 20 MHz offset frequency range, 156.25 MHz
12 kHz to 20 MHz offset frequency range, 155.52 MHz
156.25 MHz
156.25 MHz
Frequency Range
Standard frequencies
±20
Frequency Stability
10 Year Aging
Operating Temperature Range
F_10y
T_use
-20
-40
-40
-40
Supply Voltage
Vdd
1.71
2.25
1.71
2.25
2.97
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Startup Time
Output Enable Time
Output Disable Time
VIH
VIL
Z_in
DC
T_start
T_oe
T_od
70%
45
±1
1.80
2.50
3.30
100
1
±25
±30
±50
+70
+85
+95
+105
ppm
ppm
ppm
ppm
°C
°C
°C
°C
V
V
V
V
V
Temperature Range
Supply Voltage
3.63
3.63
1.89
2.75
3.63
Input Characteristics
Vdd
30%
55
5
100+3 clock
cycles
100+3 clock
cycles
Vdd
%
ms
ns
ns
Output Characteristics
Startup, OE and SE Timing
Jitter and Phase Noise
RMS Phase Jitter (random)
Spurious Phase Noise
RMS Period
Jitter
[1]
Jitter
[1]
T_phj
PN_spur_a
PN_spur_b
T_jitt_per
T_jitt_cc
Peak Cycle-to-cycle
200
-110
-80
1
6
fs
dBc
dBc
ps
ps
Note:
1. Measured according to JESD65B.
Rev 0.52
Page 4 of 23
www.sitime.com
SiT9375
Low Jitter Differential XO for Standard Frequencies
ADVANCED
Table 4. Electrical Characteristics – LVPECL
|
Supply voltages: 2.5 V
±10%,
3.3 V
±10%,
2.25 V to 3.63 V
Parameter
Current Consumption, Output
Enabled without Termination
Current Consumption, Output
Enabled with Termination 1
Current Consumption, Output
Enabled with Termination 2
Current Consumption, Output
Disabled without Termination
Current Consumption Output
Disabled with Termination 1
Current Consumption, Output
Disabled with Termination 2
OE Leakage Current
Symbol
Idd_oe_nt
Idd_oe_wt1
Idd_oe_wt2
Idd_od_nt
Idd_od_wt1
Idd_od_wt2
I_leak
Min.
Typ.
43
52
71
58
58
86
37
Max.
Unit
mA
mA
mA
mA
mA
mA
mA
Condition
Excluding load termination current
Including load termination current. See
Figure 15
for
termination
Including load termination current. See
Figure 18
for
termination
Excluding load termination current
Including load termination current. See
Figure 15
for
termination
Including load termination current. See
Figure 18
for
termination
OE = disable logic, DC termination, OUTP and OUTN held
at constant voltage, see
Figure 13.
Use AC termination to
reduce I_leak to 0 mA.
See
Figure 4
See
Figure 4
See
Figure 5
20% to 80%. See
Figure 5
See
Figure 8
See
Figure 9
Measured as percent of V_Swing; see
Figure 10
Power supply ripple from 1 kHz to 20 MHz
156.25 MHz, 50 mV peak-peak ripple on VDD
Current Consumption, f = 156.25 MHz
Output Characteristics
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
Differential Asymmetry, peak-peak
Differential Skew, peak
Overshoot Voltage, peak
Power Supply-Induced Jitter
Sensitivity
[2]
Power Supply-Induced Phase
Noise
VOH
VOL
V_Swing
Tr, Tf
V_da
V_ds
V_ov
PSJS
PSPN
Vdd-1.025 Vdd-0.95
Vdd-1.81
1.2
Vdd-1.7
1.5
170
100
±40
10
0.01
-80
Vdd-0.88
Vdd-1.62
1.9
V
V
V
ps
mV
ps
%
ps/mV
dBc
Power Supply Noise Immunity
Rev 0.52
Page 5 of 23
www.sitime.com
求助ARM2410外部中断程序
哪位大侠有ARM2410外部中断程序 因为是初学 最好比较模块 是已经调试好用的 给我传一下 小女子不胜感激 邮箱:654694784@qq.com...
bianhua37 ARM技术
EEWORLD大学堂----Atmel微控制器业务副总裁讲述物联网技术部署
Atmel微控制器业务副总裁讲述物联网技术部署:https://training.eeworld.com.cn/course/88于2014年度德国慕尼黑国际电子展中,Atmel微控制器业务副总裁讲述Atmel如何在物联网领域里提供技术,实 ......
dongcuipin 聊聊、笑笑、闹闹
I/O端口与内存地址(上)
I/O端口与内存地址(上) 我们目前的微型计算机和一些单片机。大多数都是总线结构的。也就是由CPU和Ctrl-BUS、Address-BUS、Data-BUS三总线结构构成的。CPU我们可以把它看成是一个计算器。而内存 ......
guoyaru123 嵌入式系统
什么是可编程逻辑?
在数字电子系统领域,存在三种基本的器件类型:存储器、微处理器和逻辑器件。存储器用来存储随机信息,如数据表或数据库的内容。微处理器执行软件指令来完成范围广泛的任务,如运行字处理程序或 ......
songbo FPGA/CPLD
V80如何用PLC做断电位置保持?
V80如何用PLC做断电位置保持? 用S7-200控制V80伺服系统,运行中断电,重新起动后让伺服系统能继续运行到指定位置,原来的零点不变。...
eeleader 工业自动化与控制
飞凌公司ok2440-3用户手册
飞凌公司ok2440-3用户手册,共3个pdf文件...
andavy 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2677  1303  2847  1349  2646  9  36  29  54  50 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved