电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

AM28F010-70JE

产品描述128K X 8 FLASH 12V PROM, 150 ns, PQCC32
产品类别存储    存储   
文件大小262KB,共35页
制造商AMD(超微)
官网地址http://www.amd.com
下载文档 详细参数 全文预览

AM28F010-70JE概述

128K X 8 FLASH 12V PROM, 150 ns, PQCC32

AM28F010-70JE规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称AMD(超微)
零件包装代码QFJ
包装说明PLASTIC, LCC-32
针数32
Reach Compliance Codeunknow
ECCN代码3A001.A.2.C
最长访问时间70 ns
命令用户界面YES
数据轮询NO
耐久性10000 Write/Erase Cycles
JESD-30 代码R-PQCC-J32
JESD-609代码e0
长度13.97 mm
内存密度1048576 bi
内存集成电路类型FLASH
内存宽度8
功能数量1
端子数量32
字数131072 words
字数代码128000
工作模式ASYNCHRONOUS
最高工作温度125 °C
最低工作温度-55 °C
组织128KX8
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码QCCJ
封装等效代码LDCC32,.5X.6
封装形状RECTANGULAR
封装形式CHIP CARRIER
并行/串行PARALLEL
峰值回流温度(摄氏度)NOT SPECIFIED
电源5 V
编程电压12 V
认证状态Not Qualified
座面最大高度3.55 mm
最大待机电流0.0001 A
最大压摆率0.03 mA
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子面层Tin/Lead (Sn/Pb)
端子形式J BEND
端子节距1.27 mm
端子位置QUAD
处于峰值回流温度下的最长时间NOT SPECIFIED
切换位NO
类型NOR TYPE
宽度11.43 mm
Base Number Matches1

文档预览

下载PDF文档
FINAL
Am28F010
1 Megabit (128 K x 8-Bit)
CMOS 12.0 Volt, Bulk Erase Flash Memory
DISTINCTIVE CHARACTERISTICS
s
High performance
— 70 ns maximum access time
s
CMOS Low power consumption
— 30 mA maximum active current
— 100 µA maximum standby current
— No data retention power consumption
s
Compatible with JEDEC-standard byte-wide
32-Pin EPROM pinouts
— 32-pin PDIP
— 32-pin PLCC
— 32-pin TSOP
s
10,000 write/erase cycles minimum
s
Write and erase voltage 12.0 V
±5%
s
Latch-up protected to 100 mA
from –1 V to V
CC
+1 V
s
Flasherase™ Electrical Bulk Chip-Erase
— One second typical chip-erase
s
Flashrite™ Programming
— 10 µs typical byte-program
— Two seconds typical chip program
s
Command register architecture for
microprocessor/microcontroller compatible
write interface
s
On-chip address and data latches
s
Advanced CMOS flash memory technology
— Low cost single transistor memory cell
s
Automatic write/erase pulse stop timer
GENERAL DESCRIPTION
The Am28F010 is a 1 Megabit Flash memory orga-
nized as 128 Kbytes of 8 bits each. AMD’s Flash mem-
ories offer the most cost-effective and reliable read/
write non-volatile random access memor y. The
Am28F010 is packaged in 32-pin PDIP, PLCC, and
TSOP versions. It is designed to be reprogrammed
and erased in-system or in standard EPROM pro-
grammers. The Am28F010 is erased when shipped
from the factory.
The standard Am28F010 offers access times as fast as
70 ns, allowing operation of high-speed microproces-
sors without wait states. To eliminate bus contention,
the Am28F010 has separate chip enable (CE#) and
output enable (OE#) controls.
AMD’s Flash memories augment EPROM functionality
with in-circuit electrical erasure and programming. The
Am28F010 uses a command register to manage this
functionality, while maintaining a JEDEC Flash Stan-
dard 32-pin pinout. The command register allows for
100% TTL level control inputs and fixed power supply
levels during erase and programming, while maintain-
ing maximum EPROM compatibility.
AMD’s Flash technology reliably stores memory con-
tents even after 10,000 erase and program cycles. The
AMD cell is designed to optimize the erase and pro-
gramming mechanisms. In addition, the combination of
advanced tunnel oxide processing and low internal
electric fields for erase and programming operations
produces reliable cycling. The Am28F010 uses a
12.0 V
±
5% V
PP
high voltage input to perform the
Flasherase and Flashrite algorithms.
The highest degree of latch-up protection is achieved
with AMD’s proprietary non-epi process. Latch-up pro-
tection is provided for stresses up to 100 milliamps on
address and data pins from –1 V to V
CC
+1 V.
The Am28F010 is byte programmable using 10 ms pro-
gramming pulses in accordance with AMD’s Flashrite
programming algorithm. The typical room temperature
programming time of the Am28F010 is two seconds.
The entire chip is bulk erased using 10 ms erase pulses
according to AMD’s Flasherase alrogithm. Typical era-
sure at room temperature is accomplished in less than
one second. The windowed package and the 15–20
Publication#
11559
Rev:
H
Amendment/+2
Issue Date:
January 1998
【转帖】阻抗匹配基础知识详解
基本概念信号传输过程中负载阻抗和信源内阻抗之间的特定配合关系。一件器材的输出阻抗和所连接的负载阻抗之间所应满足的某种关系,以免接上负载后对器材本身的工作状态产生明显的影响。对电子设 ......
皇华Ameya360 综合技术交流
并口LCD2402 显示
void LCD_GpioInit(void){SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOD);// RS RW EN D0GPIODirModeSet(GPIO_PORTD_BASE , GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4,GPIO_DIR_MODE_OUT);GP ......
jinhailu2010 微控制器 MCU
无线供电全桥输出异常?
我用TL494,IR2110,IRF3205搭了一个无线供电发送电路,调试过程中遇到一些问题,找不到明确原因,请各位大神指点。 图片中方波为全桥逆变输出波形,正弦为副边线圈电流波形,在负载电流变大的过 ......
且行且珍惜666 电源技术
论文,包含程序,实现FFt算法的蝶式算法原理简述
本帖最后由 paulhyde 于 2014-9-15 03:26 编辑 论文,包含程序,实现FFt算法的蝶式算法原理简述 ...
huangyangaa 电子竞赛
光电烟雾探测器放大电路部分分析
本帖最后由 xilibubo 于 2018-11-22 10:00 编辑 388378 U开头的标号是连接mcu 的,R30 未接入; u1-1是mcu管脚供电,u1-11是Timer 3 - channel 1 / ADC1_IN17 u2-6是接mcu Timer 2 - chan ......
xilibubo 模拟电子
FPGA配置问题
因为nSTATUS 和 CONF_DONE电压只有2.1V,我就把上拉电阻换成0了,这样会不会把片子弄坏啊?JTAG无法配置显示0 failed,过程中TDI、TDO都没有波形,TDI跳到低电平,这是什么问题?那几个脚没有短 ......
假面轻薄 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2333  2819  774  1180  1350  47  57  16  24  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved