UNISONIC TECHNOLOGIES CO., LTD
PA4867
DUAL 2.1W AUDIO AMPLIFIER
PLUS STEREO HEADPHONE
FUNCTION
DESCRIPTION
The UTC
PA4867
is a stereo audio power amplifier capable of
delivering typically 2.1W to a 4Ω load or 2.4W to a 3Ω load each
channel with less than 1.0% THD+N using a 5V power supply. UTC
PA4867
has a new circuit topolopy which can eliminate headphone
output coupling capacitors. And an internal input MUX allows two
sets of stereo inputs to the amplifier.
The UTC
PA4867
has integrated depop circuitry that virtually
eliminates transients that cause noise in the speakers during power
up and when using the shutdown modes.
CMOS IC
*Pb-free plating product number: PA4867L
FEATURES
* Operating voltage range V
DD
=2V~5.5V
* Output power:
-2.4W(typ.)@5V into 3Ω with 1% THD+N max (1kHz)
-2.1W(typ.)@5V into 4Ω with 1% THD+N max (1kHz)
* Eliminates SE-mode output coupling capacitors
* Shutdown mode available
* click and pop reduction circuitry
* Unity-gain stable
* Thermal-shutdown Protection
* Input MUX control
* SE/BTL mode available
ORDERING INFORMATION
Order Number
Normal
Lead Free Plating
PA4867-N20-R
PA4867L-N20-R
PA4867-N20-T
PA4867L-N20-T
PA4867-P20-R
PA4867L-P20-R
PA4867-P20-T
PA4867L-P20-T
Package
HTSSOP-20
HTSSOP-20
TSSOP-20
TSSOP-20
Packing
Tape Reel
Tube
Tape Reel
Tube
www.unisonic.com.tw
Copyright © 2007 Unisonic Technologies Co., Ltd
1 of 7
QW-R502-125.A
PA4867
PIN CONFIGURATION
CMOS IC
PIN DESCRIPTION
PIN NO.
1
2, 7, 19
3
4, 17
5
6
8
9
10
11
12
13
14
15
16
18
20
PIN NAME
SHUTDOWN
GND
+OUTA
V
DD
-OUTA
-INA
+INA
-INA
2
MUX CTRL
-INB
2
NC
+INB
BYPASS
-INB
-OUTB
+OUTB
HP-IN
I/O
I
O
O
I
I
I
I
I
I
O
O
I
PIN DESCRIPTION
Entire IC into the shutdown mode when this pin connected to the V
DD
Ground
Channel A + output in BTL mode, high impedance in SE mode
Supply voltage
Channel A - output in BTL mode, + output in SE mode
Inverting input of channel A
Non-inverting input of channel A, connected to BYPASS pin inside the IC
Inverting input of channel A
2
Inverting input of channel B
2
No Connection
Non-inverting input of channel B, connected to BYPASS pin inside the IC
Internal mid-supply bias reference bypassing
Inverting input of channel B
Channel B - output in BTL mode, + output in SE mode
Channel B + output in BTL mode, high impedance in SE mode
Output mode select, connected to the V
DD
for SE mode or GND for BTL mode
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
2 of 7
QW-R502-125.A
PA4867
ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL
CMOS IC
RATINGS
UNIT
Supply Voltage
6.0
V
Input Voltage
-0.3 ~ V
DD
+0.3
V
Power Dissipation
P
D
Internally Limited
Junction Temperature
T
J
150
℃
Operating Temperature
T
OPR
-40 ~ +85
℃
Storage Temperature
T
STG
-65 ~ +150
℃
Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and functional device operation is not implied.
ELECTRICAL CHARACTERISTICS
The following specifications apply for V
DD
= 5V unless otherwise specified. Limits apply for T
A
= 25
℃
.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
FOR ENTIRE IC
Supply Voltage
V
DD
2
V
IN
=0V, I
OUT
=0A, HP-IN=0V
7.5
Quiescent Power Supply Current
I
DD
3.0
V
IN
=0V, I
OUT
=0A, HP-IN=4V
Shutdown Current
I
SD
V
DD
applied to the SHUTDOWN pin
0.7
FOR BRIDGED-MODE OPERATION
Output Offset Voltage
V
O(OFF)
V
IN
=0V
5
R
L
= 3Ω
2.2
THD=1%, f=1kHz
Output Power
P
OUT
THD+N=10%, f=1kHz
R
L
= 4Ω
R
L
= 8Ω
R
L
= 3Ω
R
L
= 4Ω
R
L
= 8Ω
THD+N=1%, f=1kHz, R
L
=32Ω
20Hz
≤
f
≤
20kHz, R
L
=4Ω, P
OUT
=2W
Total Harmonic Distortion+Noise
THD+N
A
VD
=2
R
L
=8Ω, P
OUT
=1W
V
DD
=5V, V
RIPPLE
=200mV
RMS
, R
L
=8Ω,
Power Supply Rejection Ratio
PSRR
C
B
=2.2µF
Channel Separation
X
TALK
f=1kHz, C
B
=2.2µF
Signal To Noise Ratio
SNR V
DD
=5V, P
OUT
=1.1W, R
L
=8Ω
FOR SINGLE-ENDED OPERATION
Output Offset Voltage
V
O(OFF)
V
IN
=0V
THD = 0.5%, f = 1kHz, R
L
= 32Ω
THD+N = 1%, f = 1kHz, R
L
= 8Ω
THD+N = 1%, f = 1kHz, R
L
= 16Ω
Output Power
P
OUT
THD+N = 1%, f = 1kHz, R
L
= 32Ω
THD+N = 10%, f = 1kHz, R
L
= 16Ω
THD+N = 10%, f = 1kHz, R
L
= 32Ω
Output Voltage Swing
Total Harmonic Distortion+Noise
Power Supply Rejection Ratio
Channel Separation
Signal To Noise Ratio
THD = 0.05%,R
L
= 5kΩ
A
V
=-1, P
OUT
=75mW
THD+N
20Hz≤f≤20kHz, R
L
=32Ω
C
B
=1.0µF, V
RIPPLE
=200mV
RMS
PSRR
f=1kHz
X
TALK
f=1kHz, C
B
=2.2µF
SNR V
DD
=5V, P
OUT
=340mW, R
L
=8Ω
V
OUT
1.0
1.9
1.1
3.0
2.6
1.5
0.34
0.3
0.3
67
80
97
5
85
180
165
88
208
114
1
0.2
52
60
95
50
MAX
5.5
15
6
2
50
UNIT
V
mA
mA
µA
mV
W
W
W
W
W
W
W
%
%
dB
dB
dB
mV
mW
mW
mW
V
P-P
%
dB
dB
dB
75
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
3 of 7
QW-R502-125.A
PA4867
TYPICAL APPLICATION CIRCUIT
R
f
20KΩ
CMOS IC
R
f
20KΩ
Audio
Input
C
I
0.33µF
V
DD
C
S
0.1µF
R
I
20KΩ
R
I
4, 17
9 -IN A
2
6 -IN A
1
7 +IN A
10 MUX CTRL
1 Shutdown
20 HP-IN
14 Bypass
11 -IN B
2
M
U
X
M
U
X
GND
2, 7, 19
AmpAM
-OUT A 5
20KΩ
20KΩ
AmpAS
Audio
Input
20KΩ
C
I
0.33µF
20KΩ
Bias
Control
Voltage
Bypass
And
De-pop
Noise
AmpBM
Control Pin
3
Ring
C
B
2.2µF
Audio
C
I
Input 0.33µF R
I
20KΩ
R
I
Audio
Input
20KΩ
C
I
0.33µF
+OUT A
Control Pin
-OUT B 16
20KΩ
20KΩ
AmpBS
Sleeve
Tip
15 -IN B
1
13 +IN B
Headphone
20KΩ
Thermal
Shutdown
18
+OUT B
12
R
f
20KΩ
R
f
20KΩ
Figure 1. Typical Audio Amplifier Application Circuit
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
4 of 7
QW-R502-125.A
PA4867
TYPICAL CHARACTERISTICS
CMOS IC
THD+N (%)
10
THD+N vs. Output Power
V
DD
=5V, R
L
=8Ω
Bridged Load
A
VD
=2,BW<80kHz
THD+N(%)
10
THD+N vs. Output Power
V
DD
=5V, R
L
=16Ω
Single Ended
A
V
= -1, BW<80kHz
THD+N (%)
1
f=20Hz
0.1
f=20kHz
THD+N
(%)
1
f=20kHz
f=20Hz
f=1kHz
0.1
f=1kHz
0.010
10m
0.1
Output Power (W)
1
2
0.010
10m
0.1
Output Power (W)
0.5
Output Power (W)
Output Power (W)
f=1kHz
1.75 R
L
=8Ω
Bridged Load
1.5
BW<80kHz
1.25
1
0.75
0.5
0.25
0
2
2.5
3
3.5
4
4.5
5
5.5
10% THD+N
1% THD+N
2
Output Power vs. Supply Voltage
1.75
1.5
1.25
1
0.75
0.5
0.25
0
Output Power vs. Load Resistance
V
DD
=5V
f=1kHz
A
VD
=2
Bridged Load
BW<80kHz
10% THD+N
1% THD+N
20
30
40
50
60
70
8 10
Supply Voltage (V)
Load Resistance (Ω)
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
5 of 7
QW-R502-125.A
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
