电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MCM69R736AZP8R

产品描述IC,SYNC SRAM,128KX36,BICMOS,BGA,119PIN,PLASTIC
产品类别存储    存储   
文件大小341KB,共20页
制造商NXP(恩智浦)
官网地址https://www.nxp.com
下载文档 详细参数 选型对比 全文预览

MCM69R736AZP8R概述

IC,SYNC SRAM,128KX36,BICMOS,BGA,119PIN,PLASTIC

MCM69R736AZP8R规格参数

参数名称属性值
厂商名称NXP(恩智浦)
包装说明BGA, BGA119,7X17,50
Reach Compliance Codeunknown
最长访问时间4 ns
I/O 类型COMMON
JESD-30 代码R-PBGA-B119
内存密度4718592 bit
内存集成电路类型LATE-WRITE SRAM
内存宽度36
端子数量119
字数131072 words
字数代码128000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织128KX36
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码BGA
封装等效代码BGA119,7X17,50
封装形状RECTANGULAR
封装形式GRID ARRAY
并行/串行PARALLEL
电源1.5,3.3 V
认证状态Not Qualified
最小待机电流3.15 V
最大压摆率0.56 mA
表面贴装YES
技术BICMOS
温度等级COMMERCIAL
端子形式BALL
端子节距1.27 mm
端子位置BOTTOM

MCM69R736AZP8R文档预览

MOTOROLA
Freescale Semiconductor, Inc.
Order this document
by MCM69R736A/D
SEMICONDUCTOR TECHNICAL DATA
Advance Information
4M Late Write HSTL
The MCM69R736A/818A is a 4 megabit synchronous late write fast static RAM
designed to provide high performance in secondary cache and ATM switch,
Telecom, and other high speed memory applications. The MCM69R818A
organized as 256K words by 18 bits, and the MCM69R736A organized as 128K
words by 36 bits wide are fabricated in Motorola’s high performance silicon gate
BiCMOS technology.
The differential CK clock inputs control the timing of read/write operations of
the RAM. At the rising edge of the CK clock all addresses, write enables, and
synchronous selects are registered. An internal buffer and special logic enable
the memory to accept write data on the rising edge of the CK clock a cycle after
address and control signals. Read data is driven on the rising edge of the CK
clock also.
The RAM uses HSTL inputs and outputs. The adjustable input trip – point (Vref)
and output voltage (VDDQ) gives the system designer greater flexibility in
optimizing system performance.
The synchronous write and byte enables allow writing to individual bytes or the
entire word.
The impedance of the output buffers is programmable allowing the outputs to
match the impedance of the circuit traces which reduces signal reflections.
Byte Write Control
Single 3.3 V +10%, – 5% Operation
HSTL – I/O (JEDEC Standard JESD8–6 Class I Compatible)
HSTL – User Selectable Input Trip–Point
HSTL – Compatible Programmable Impedance Output Drivers
Register to Register Synchronous Operation
Asynchronous Output Enable
Boundary Scan (JTAG) IEEE 1149.1 Compatible
Differential Clock Inputs
Optional x 18 or x 36 organization
MCM69R736A/818A–5 = 5 ns
MCM69R736A/818A–6 = 6 ns
MCM69R736A/818A–7 = 7 ns
MCM69R736A/818A–8 = 8 ns
Sleep Mode Operation (ZZ Pin)
119 Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array
(PBGA) Package
MCM69R736A
MCM69R818A
ZP PACKAGE
PBGA
CASE 999–01
Freescale Semiconductor, Inc...
This document contains information on a new product. Specifications and information herein are subject to change without notice.
REV 1
8/20/97
©
Motorola, Inc. 1997
MOTOROLA FAST SRAM
For More Information On This Product,
Go to: www.freescale.com
MCM69R736A•MCM69R818A
1
Freescale Semiconductor, Inc.
FUNCTIONAL BLOCK DIAGRAM
DATA IN
REGISTER
DQ
DATA OUT
REGISTER
SA
ADDRESS
REGISTERS
MEMORY
ARRAY
SW
SBx
CK
G
SW
REGISTERS
CONTROL
LOGIC
Freescale Semiconductor, Inc...
SS
SS
REGISTERS
PIN ASSIGNMENTS
TOP VIEW
MCM69R736A
1
A
B
C
D
E
DQc
F
G
DQc
H
J
K
L
DQd
M
VDDQ DQd
N
P
R
T
U
DQd
DQd
NC
NC
DQd
DQd
SA
NC
VSS
VSS
VSS
VSS
SA
TDI
SW
SA
SA
VDD
SA
TCK
VSS
VSS
VSS
VDD
SA
TDO
DQa VDDQ
DQa
DQa
SA
NC
DQa
DQa
NC
ZZ
N
P
R
T
NC
U
SA
SA
TDI
NC
TCK
SA
TDO
SA
ZZ
VDDQ TMS
NC VDDQ
DQd
SBd
CK
SBa
DQa
DQa
M
VDDQ DQb
DQb
NC
NC
NC
DQb
SA
VSS
VSS
VSS
VSS
SW
SA
SA
VDD
VSS
VSS
VSS
VDD
NC VDDQ
DQa
NC
SA
NC
DQa
NC
DQc
DQc
DQc
SBc
VSS
Vref
VSS
NC
NC
VDD
CK
SBb
VSS
Vref
VSS
DQb
DQb
DQb
DQb
H
J
K
L
DQc
VSS
VSS
SS
G
VSS
VSS
DQb
DQb
F
G
NC
DQb
DQb
NC
SBb
VSS
Vref
VSS
VSS
NC
NC
VDD
CK
CK
VSS
VSS
Vref
VSS
SBa
NC
DQa
DQa
NC
VDDQ DQc
DQb VDDQ
VDDQ
NC
NC
DQc
2
SA
NC
SA
DQc
3
SA
SA
SA
VSS
4
NC
NC
VDD
ZQ
5
SA
SA
SA
VSS
6
SA
NC
SA
DQb
7
VDDQ
NC
NC
DQb
A
B
C
D
E
NC
VDDQ
DQb
NC
VSS
VSS
SS
G
VSS
VSS
NC
DQa
DQa VDDQ
1
VDDQ
NC
NC
DQb
2
SA
NC
SA
NC
MCM69R818A
3
SA
SA
SA
VSS
4
NC
NC
VDD
ZQ
5
SA
SA
SA
VSS
6
SA
NC
SA
DQa
7
VDDQ
NC
NC
NC
VDDQ VDD
DQd
DQd
VDD VDDQ
DQa
DQa
VDDQ VDD
NC
DQb
DQb
NC
VDD VDDQ
NC
DQa
DQa
NC
VDDQ TMS
NC VDDQ
MCM69R736A•MCM69R818A
2
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA FAST SRAM
Freescale Semiconductor, Inc.
MCM69R736A PIN DESCRIPTIONS
PBGA Pin Locations
4K
4L
(a) 6K, 7K, 6L, 7L, 6M, 6N, 7N, 6P, 7P
(b) 6D, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H
(c) 1D, 2D, 1E, 2E, 2F, 1G, 2G, 1H, 2H
(d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P
4F
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C,
5C, 6C, 4N, 4P, 2R, 6R, 3T, 4T, 5T
5L, 5G, 3G, 3L
(a), (b), (c), (d)
4E
Symbol
CK
CK
DQx
Type
Input
Input
I/O
Description
Address, data in and control input register clock. Active high.
Address, data in and control input register clock. Active low.
Synchronous Data I/O.
G
SA
SBx
Input
Input
Input
Output Enable: Asynchronous pin, active low.
Synchronous Address Inputs: Registered on the rising clock edge.
Synchronous Byte Write Enable: Enables writes to byte x in
conjunction with the SW input. Has no effect on read cycles, active
low.
Synchronous Chip Enable: Registered on the rising clock edge, active
low.
Synchronous Write: Registered on the rising clock edge, active low.
Writes all enabled bytes.
Test Clock (JTAG).
Test Data In (JTAG).
Test Data Out (JTAG).
Test Mode Select (JTAG).
Programmable Output Impedance: Programming pin.
Enables sleep mode, active high.
Core Power Supply.
Output Power Supply: provides operating power for output buffers.
Input Reference: provides reference voltage for input buffers.
Ground.
No Connection: There is no connection to the chip.
SS
SW
TCK
TDI
TDO
TMS
ZQ
ZZ
VDD
VDDQ
Vref
VSS
NC
Input
Input
Input
Input
Output
Input
Input
Input
Supply
Supply
Supply
Supply
Freescale Semiconductor, Inc...
4M
4U
3U
5U
2U
4D
7T
4C, 2J, 4J, 6J, 4R, 5R
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U
3J, 5J
3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H,
3K, 5K, 3M, 5M, 3N, 5N, 3P, 5P, 3R
4A, 1B, 2B, 4B, 6B, 7B, 1C, 7C,
4G, 4H, 1R, 7R, 1T, 2T, 6T, 6U
MOTOROLA FAST SRAM
For More Information On This Product,
Go to: www.freescale.com
MCM69R736A•MCM69R818A
3
Freescale Semiconductor, Inc.
MCM69R818A PIN DESCRIPTIONS
PBGA Pin Locations
4K
4L
(a) 6D, 7E, 6F, 7G, 6H, 7K, 6L, 6N, 7P
(b) 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P
4F
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C,
6C, 4N, 4P, 2R, 6R, 2T, 3T, 5T, 6T
5L, 3G
(a), (b)
4E
4M
Symbol
CK
CK
DQx
G
SA
SBx
Type
Input
Input
I/O
Input
Input
Input
Description
Address, data in and control input register clock. Active high.
Address, data in and control input register clock. Active low.
Synchronous Data I/O.
Output Enable: Asynchronous pin, active low.
Synchronous Address Inputs: Registered on the rising clock edge.
Synchronous Byte Write Enable: Enables writes to byte x in
conjunction with the SW input. Has no effect on read cycles, active
low.
Synchronous Chip Enable: Registered on the rising clock edge, active
low.
Synchronous Write: Registered on the rising clock edge, active low.
Writes all enabled bytes.
Test Clock (JTAG).
Test Data In (JTAG).
Test Data Out (JTAG).
Test Mode Select (JTAG).
Programmable Output Impedance: Programming pin.
Enables sleep mode, active high.
Core Power Supply.
Output Power Supply: provides operating power for output buffers.
Input Reference: provides reference voltage for input buffers.
Ground.
No Connection: There is no connection to the chip.
SS
SW
TCK
TDI
TDO
TMS
ZQ
ZZ
VDD
VDDQ
Vref
VSS
NC
Input
Input
Input
Input
Output
Input
Input
Input
Supply
Supply
Supply
Supply
Freescale Semiconductor, Inc...
4U
3U
5U
2U
4D
7T
4C, 2J, 4J, 6J, 4R, 5R
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U
3J, 5J
3D, 5D, 3E, 5E, 3F, 5F, 5G, 3H, 5H,
3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P, 3R
4A, 1B, 2B, 4B, 6B, 7B, 1C, 7C,
2D, 7D, 1E, 6E, 2F, 1G, 4G, 6G,
2H, 4H, 7H, 1K, 6K, 2L, 7L, 6M, 2N,
7N, 1P, 6P, 1R, 7R, 1T, 4T, 6U
MCM69R736A•MCM69R818A
4
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA FAST SRAM
Freescale Semiconductor, Inc.
ABSOLUTE MAXIMUM RATINGS
(Voltages Referenced to VSS, See Note 1)
Rating
Core Supply Voltage
Output Supply Voltage
Voltage On Any Pin
Input Current (per I/O)
Output Current (per I/O)
Power Dissipation (See Note 2)
Operating Temperature
Temperature Under Bias
Storage Temperature
Symbol
VDD
VDDQ
Vin
Iin
Iout
PD
TA
Tbias
Tstg
Value
– 0.5 to + 4.6
– 0.5 to VDD + 0.5
– 0.5 to VDD + 0.5
±
50
±
70
0 to + 70
–10 to + 85
– 55 to + 125
Unit
V
V
V
mA
mA
W
°C
°C
°C
This device contains circuitry to protect the
inputs against damage due to high static volt-
ages or electric fields; however, it is advised
that normal precautions be taken to avoid
application of any voltage higher than maxi-
mum rated voltages to this high–impedance
circuit.
This BiCMOS memory circuit has been
designed to meet the dc and ac specifications
shown in the tables, after thermal equilibrium
has been established.
This device contains circuitry that will ensure
the output devices are in High–Z at power up.
Freescale Semiconductor, Inc...
NOTES:
1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are
exceeded. Functional operation should be restricted to RECOMMENDED OPER-
ATING CONDITIONS. Exposure to higher than recommended voltages for extended
periods of time could affect device reliability.
2. Power dissipation capability will be dependent upon package characteristics and use
environment. See enclosed thermal impedance data.
PBGA PACKAGE THERMAL CHARACTERISTICS
Rating
Junction to Ambient (Still Air)
Junction to Ambient (@200 ft/min)
Junction to Ambient (@200 ft/min)
Junction to Board (Bottom)
Junction to Case (Top)
Single Layer Board
Four Layer Board
Symbol
R
θJA
R
θJA
R
θJA
R
θJB
R
θJC
Max
53
38
22
14
5
Unit
°C/W
°C/W
°C/W
°C/W
°C/W
3
4
Notes
1, 2
1, 2
NOTES:
1. Junction temperature is a function of on–chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient
temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38–87.
3. Indicates the average thermal resistance between the die and the printed circuit board.
4. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC–883
Method 1012.1).
CLOCK TRUTH TABLE
K
L–H
L–H
L–H
L–H
L–H
L–H
L–H
L–H
L–H
X
ZZ
L
L
L
L
L
L
L
L
L
H
SS
L
L
L
L
L
L
L
H
H
X
SW
H
L
L
L
L
L
L
H
L
X
SBa
X
L
H
H
H
L
H
X
X
X
SBb
X
H
L
H
H
L
H
X
X
X
SBc
X
H
H
L
H
L
H
X
X
X
SBd
X
H
H
H
L
L
H
X
X
X
DQ (n)
X
High–Z
High–Z
High–Z
High–Z
High–Z
High–Z
X
High–Z
High–Z
DQ (n+1)
Dout 0–35
Din 0–8
Din 9–17
Din 18–26
Din 27–35
Din 0–35
High–Z
High–Z
High–Z
High–Z
Mode
Read Cycle All Bytes
Write Cycle 1st Byte
Write Cycle 2nd Byte
Write Cycle 3rd Byte
Write Cycle 4th Byte
Write Cycle All Bytes
Abort Write Cycle
Deselect Cycle
Deselect Cycle
Sleep Mode
MOTOROLA FAST SRAM
For More Information On This Product,
Go to: www.freescale.com
MCM69R736A•MCM69R818A
5

MCM69R736AZP8R相似产品对比

MCM69R736AZP8R MCM69R736AZP8 MCM69R818AZP8 MCM69R818AZP8R
描述 IC,SYNC SRAM,128KX36,BICMOS,BGA,119PIN,PLASTIC IC,SYNC SRAM,128KX36,BICMOS,BGA,119PIN,PLASTIC IC,SYNC SRAM,256KX18,BICMOS,BGA,119PIN,PLASTIC IC,SYNC SRAM,256KX18,BICMOS,BGA,119PIN,PLASTIC
厂商名称 NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦)
Reach Compliance Code unknown unknown unknown unknown
最长访问时间 4 ns 4 ns 4 ns 4 ns
I/O 类型 COMMON COMMON COMMON COMMON
JESD-30 代码 R-PBGA-B119 R-PBGA-B119 R-PBGA-B119 R-PBGA-B119
内存密度 4718592 bit 4718592 bit 4718592 bit 4718592 bit
内存集成电路类型 LATE-WRITE SRAM LATE-WRITE SRAM LATE-WRITE SRAM LATE-WRITE SRAM
内存宽度 36 36 18 18
端子数量 119 119 119 119
字数 131072 words 131072 words 262144 words 262144 words
字数代码 128000 128000 256000 256000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C
组织 128KX36 128KX36 256KX18 256KX18
输出特性 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 BGA BGA BGA BGA
封装等效代码 BGA119,7X17,50 BGA119,7X17,50 BGA119,7X17,50 BGA119,7X17,50
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY GRID ARRAY GRID ARRAY GRID ARRAY
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL
电源 1.5,3.3 V 1.5,3.3 V 1.5,3.3 V 1.5,3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified
最小待机电流 3.15 V 3.15 V 3.15 V 3.15 V
最大压摆率 0.56 mA 0.56 mA 0.45 mA 0.45 mA
表面贴装 YES YES YES YES
技术 BICMOS BICMOS BICMOS BICMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 BALL BALL BALL BALL
端子节距 1.27 mm 1.27 mm 1.27 mm 1.27 mm
端子位置 BOTTOM BOTTOM BOTTOM BOTTOM

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 374  1197  1692  1473  1209  33  47  30  38  56 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved