电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GS8342DT20BGD-350IT

产品描述QDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
产品类别存储    存储   
文件大小461KB,共30页
制造商GSI Technology
官网地址http://www.gsitechnology.com/
标准
下载文档 详细参数 全文预览

GS8342DT20BGD-350IT概述

QDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8342DT20BGD-350IT规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称GSI Technology
零件包装代码BGA
包装说明LBGA, BGA165,11X15,40
针数165
Reach Compliance Codecompliant
ECCN代码3A991.B.2.B
最长访问时间0.45 ns
最大时钟频率 (fCLK)350 MHz
I/O 类型SEPARATE
JESD-30 代码R-PBGA-B165
JESD-609代码e1
长度15 mm
内存密度37748736 bit
内存集成电路类型QDR SRAM
内存宽度18
湿度敏感等级3
功能数量1
端子数量165
字数2097152 words
字数代码2000000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织2MX18
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码LBGA
封装等效代码BGA165,11X15,40
封装形状RECTANGULAR
封装形式GRID ARRAY, LOW PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)260
电源1.5/1.8,1.8 V
认证状态Not Qualified
座面最大高度1.4 mm
最小待机电流1.7 V
最大供电电压 (Vsup)1.9 V
最小供电电压 (Vsup)1.7 V
标称供电电压 (Vsup)1.8 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Silver/Copper (Sn/Ag/Cu)
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度13 mm

文档预览

下载PDF文档
GS8342DT06/11/20/38BD-550/500/450/400/350
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.5 Clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 4 Read and Write
• Dual-Range On-Die Termination (ODT) on Data (D), Byte
Write (BW), and Clock (K, K) intputs
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
36Mb SigmaQuad-II+
TM
Burst of 4 SRAM
550 MHz–350 MHz
1.8 V V
DD
1.8 V or 1.5 V I/O
SRAMs. The GS8342DT06/11/20/38BD SigmaQuad SRAMs
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS8342DT06/11/20/38BD SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaQuad-II+ B4
RAM is four times wider than the device I/O bus. An input
data bus de-multiplexer is used to accumulate incoming data
before it is simultaneously written to the memory array. An
output data multiplexer is used to capture the data produced
from a single memory array read and then route it to the
appropriate output drivers as needed. Therefore the address
field of a SigmaQuad-II+ B4 RAM is always two address pins
less than the advertised index depth (e.g., the 4M x 8 has a 1M
addressable index).
SigmaQuad-II™ Family Overview
The GS8342DT06/11/20/38BD are built in compliance with
the SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 37,748,736-bit (36Mb)
Parameter Synopsis
-550
tKHKH
tKHQV
1.81 ns
0.45 ns
-500
2.0 ns
0.45 ns
-450
2.2 ns
0.45 ns
-400
2.5 ns
0.45 ns
-350
2.86 ns
0.45 ns
Rev: 1.01a 11/2012
1/30
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
【CN0044】AD8599运算放大器用作4通道、10位ADC AD7995的超低失真驱动器
电路功能与优势 本文所述电路为10位、4通道ADC AD7995提供超低失真驱动器电路,旨在实现最佳交流和直流性能。该电路采用超低失真、超低噪声双电源运算放大器AD8599和超高精度带隙基准电压源A ......
EEWORLD社区 ADI 工业技术
Yocto linux
有人用过Yocto linux吗? 这种移植方便吗? ...
hinii23 嵌入式系统
新手求教!基于stm8s207如何使用I2C控制16x2的字符屏?
望各位大神指点一二。谢谢! ...
13640963844 stm32/stm8
麻烦帮我看看这个输入5V电路设计
输入5V后这个电路就是做滤波的作用就没了吗...
去去去凄凄切切 模拟电子
在LCD上显示问题
我通过串口发送数据在LCD上显示,但是显示只是最后一个字母,比如说我发送asd,LCD上只显示字母d,发多长都是一样,请问是我下面的函数出错了吗?while (1) { unsigned char c; c = getchar();s ......
allen.jiang stm32/stm8
EDA实验与实践 uart_test
module uart_test(clock,key,rdata,wen,sdata,seg,dig); input clock; //系统时钟(48MHz) input key; //按键输入(KEY1~KEY3) inputr ......
白丁 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 650  2350  1427  1736  2708  28  7  20  17  35 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved