74LVC821APW,74LVC821APW pdf中文资料,74LVC821APW引脚图,74LVC821APW电路-Datasheet-电子工程世界

74LVC821APW: 产品描述10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state; 文件大小102KB，共20页; 制造商ETC2

下载文档选型对比全文预览

74LVC821APW在线购买

供应商	器件名称	价格	最低购买	库存
	74LVC821APW	-	-	点击查看	点击购买

10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

	74LVC821APW	74LVC821ABQ	74LVC821AD	74LVC821ADB	74LVC821A_2	74LVC821A_3	74LVC821A_1
描述	10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state	10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state	10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state	10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state	10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state	10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state	10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多

EEWorld订阅号

EEWorld服务号

汽车开发圈

器件索引 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室电话:(010)82350740 邮编：100190