电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74LCX11MTC_08

产品描述Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs
文件大小785KB,共13页
制造商Fairchild
官网地址http://www.fairchildsemi.com/
下载文档 选型对比 全文预览

74LCX11MTC_08概述

Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs

文档预览

下载PDF文档
74LCX11 — Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs
February 2008
74LCX11
Low Voltage Triple 3-Input AND Gate with 5V
Tolerant Inputs
Features
5V tolerant inputs
2.3V–3.6V V
CC
specifications provided
6.0ns t
PD
max. (V
CC
=
3.3V), 10µA I
CC
max.
Power down high impedance inputs and outputs
±24mA output drive (V
CC
=
3.0V)
Implements
proprietary
noise/EMI reduction circuitry
Latch-up performance exceeds JEDEC 78 conditions
ESD performance:
General Description
The LCX11 is a triple 3-input AND gate with buffered
outputs. LCX devices are designed for low voltage (2.5V
or 3.3V) operation with the added capability of interfac-
ing to a 5V signal environment.
The 74LCX11 is fabricated with advanced CMOS tech-
nology to achieve high speed operation while maintain-
ing CMOS low power dissipation.
– Human body model
>
2000V
– Machine model
>
200V
Leadless DQFN package
Ordering Information
Order Number
74LCX11M
74LCX11SJ
74LCX11BQX
(1)
74LCX11MTC
Package
Number
M14A
M14D
MLP14A
MTC14
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC
MO-241, 2.5 x 3.0mm
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
Note:
1. DQFN package available in Tape and Reel only.
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
©1995 Fairchild Semiconductor Corporation
74LCX11 Rev. 1.6.0
www.fairchildsemi.com

74LCX11MTC_08相似产品对比

74LCX11MTC_08 74LCX11M_08 74LCX11SJ_08 74LCX11_08 74LCX11BQX_08
描述 Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2827  1644  2849  749  436  12  23  8  34  41 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved