K4E661612E,K4E641612E
CMOS DRAM
4M x 16bit CMOS Dynamic RAM with Extended Data Out
DESCRIPTION
This is a family of 4,194,304 x 16 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random
access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time (-45, -50 or -60), power consumption( Nor-
mal or Low power) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden
refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 4Mx16 EDO Mode DRAM family is fabricat ed
using Samsung
′s
advanced CMOS process to realize high band-width, low power consumption and high reliability.
FEATURES
• Part Identification
- K4E661612E-TC/L(3.3V, 8K Ref.)
- K4E641612E-TC/L(3.3V, 4K Ref.)
• Extended Data Out Mode operation
• 2 CAS Byte/Word Read/Write operation
• CAS-before-RAS refresh capability
• RAS-only and Hidden refresh capability
• Fast parallel test mode capability
• Self-refresh capability (L-ver only)
•
Active Power Dissipation
Unit : mW
Speed
-45
-50
-60
8K
324
288
252
4K
468
432
396
• LVTTL(3.3V) compatible inputs and outputs
• Early Write or output enable controlled write
• JEDEC Standard pinout
• Available in Plastic TSOP(II) packages
• +3.3V
±0.3V
power supply
•
Refresh Cycles
Part
NO.
K4E661612E*
K4E641612E
Refresh
cycle
8K
4K
Refresh time
Normal
64ms
L-ver
128ms
RAS
UCAS
LCAS
W
Control
Clocks
Vcc
Vss
FUNCTIONAL BLOCK DIAGRAM
VBB Generator
Refresh Control
Refresh Counter
Memory Array
4,194,304 x 16
Cells
Sens e Amps & I/O
* Access mode & RAS only refresh mode
: 8K cycle/64ms(Normal), 8K cycle/128ms(L-ver.)
CAS-before-RAS & Hidden refresh mode
: 4K cycle/64ms(Normal), 4K cycle/128ms(L-ver.)
Refresh Timer
Row Decoder
Lower
Data in
Buffer
Lower
Data out
Buffer
Upper
Data in
Buffer
Upper
Data out
Buffer
DQ0
to
DQ7
OE
D Q8
to
DQ15
•
Performance Range
Speed
-45
-50
-60
t
RAC
45ns
50ns
60ns
t
CAC
12ns
13ns
15ns
t
RC
74ns
84ns
104ns
t
HPC
17ns
20ns
25ns
A0~A12
(A0~A11)*1
A0~A8
(A0~A9)*1
Row Address Buffer
Col. Address Buffer
Column Decoder
Note) *1 : 4K Refresh
SAMSUNG ELECTRONICS CO., LTD.
reserves the right to
change products and specifications without notice.
K4E661612E,K4E641612E
CMOS DRAM
PIN CONFIGURATION
(Top Views)
•
K4E661612E-T
•
K4E641612E-T
V
CC
DQ0
DQ1
DQ2
DQ3
V
CC
DQ4
DQ5
DQ6
DQ7
N.C
V
CC
W
RAS
N.C
N.C
N.C
N.C
A0
A1
A2
A3
A4
A5
V
CC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
V
SS
DQ15
DQ14
DQ13
DQ12
V
SS
DQ11
DQ10
DQ9
DQ8
N.C
V
SS
LCAS
UCAS
OE
N.C
N.C
A12(N.C)*
A11
A10
A9
A8
A7
A6
V
SS
(400mil TSOP(II))
*(N.C) : N.C for 4K Refresh Product
Pin Name
A0 - A12
A0 - A11
DQ0 - 15
V
SS
RAS
UCAS
LCAS
W
OE
V
CC
N.C
Pin function
Address Inputs(8K Product)
Address Inputs(4K Product)
Data In/Out
Ground
Row Address Strobe
Upper Column Address Strobe
Lower Column Address Strobe
Read/Write Input
Data Output Enable
Power(+3.3V)
No Connection
K4E661612E,K4E641612E
ABSOLUTE MAXIMUM RATINGS
Parameter
Voltage on any pin relative to V
SS
Voltage on V
C C
supply relative to V
SS
Storage Temperature
Power Dissipation
Short Circuit Output Current
Symbol
V
IN,
V
O U T
V
CC
Tstg
P
D
I
OS
Address
Rating
-0.5 to +4.6
-0.5 to +4.6
-55 to +150
1
50
CMOS DRAM
Units
V
V
°C
W
mA
* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to
the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended
periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
Parameter
Supply Voltage
Ground
Input High Voltage
Input Low Voltage
Symbol
V
C C
V
SS
V
I H
V
IL
Min
3.0
0
2.0
-0.3
*2
(Voltage referenced to Vss, T
A
= 0 to 70
°C)
Typ
3.3
0
-
-
Max
3.6
0
Vcc+0.3
*1
0.8
Units
V
V
V
V
*1 : Vcc+1.3V at pulse width
≤15ns
which is measured at V
C C
*2 : -1.3 at pulse width≤15ns which is measured at V
SS
DC AND OPERATING CHARACTERISTICS
(Recommended operating conditions unless otherwise noted.)
Parameter
Input Leakage Current (Any input 0≤V
I N
≤V
CC
+0.3V,
all other pins not under test=0 Volt)
Output Leakage Current
(Data out is disabled, 0V≤V
OUT
≤V
CC
)
Output High Voltage Level(I
O H
=-2mA)
Output Low Voltage Level(I
OL
=2mA)
Symbol
I
I(L)
Min
-5
Max
5
Units
uA
I
O(L)
V
O H
V
OL
-5
2.4
-
5
-
0.4
uA
V
V
K4E661612E,K4E641612E
DC AND OPERATING CHARACTERISTICS
(Continued)
Symbol
Power
Speed
K4E661612E
I
C C 1
Don′t care
-45
-50
-60
Don′t care
-45
-50
-60
-45
-50
-60
Don′t care
-45
-50
-60
Don′t care
Don′t care
90
80
70
1
1
90
80
70
100
90
80
0.5
200
130
120
110
350
350
Max
K4E641612E
130
120
110
1
1
130
120
110
100
90
80
0.5
200
130
120
110
350
350
CMOS DRAM
Units
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
uA
mA
mA
mA
uA
uA
I
C C 2
Normal
L
I
C C 3
Don′t care
I
C C 4
Don′t care
I
C C 5
Normal
L
I
C C 6
Don′t care
I
C C 7
I
CCS
L
L
I
C C 1
* : Operating Current (RAS and UCAS, LCAS, Address cycling @
t
R C
=min.)
I
C C 2
: Standby Current (RAS=UCAS=LCAS=W=V
IH
)
I
C C 3
* : RAS-only Refresh Current (UCAS=LCAS=V
IH
, RAS, Address cycling @
t
RC
=min.)
I
C C 4
* : Extended Data Out Mode Current (RAS=V
IL
, UCAS or LCAS, Address cycling @
t
HPC
=min.)
I
C C 5
: Standby Current (RAS=UCAS=LCAS=W=V
CC
-0.2V)
I
C C 6
* : CAS-Before- RAS Refresh Current (RAS and UCAS or LCAS cycling @
t
R C
=min)
I
C C 7
: Battery back-up current, Average power supply current, Battery back-up mode
Input high voltage(V
IH
)=V
C C
-0.2V, Input low voltage(V
IL
)=0.2V, UCAS, LCAS=CAS-before-RAS cycling or 0.2V
W, OE=V
IH
, Address=Don′t care, DQ=Open, T
RC
=31.25us
I
C C S
: Self Refresh Current
RAS=UCAS =LCAS=0.2V, W=OE=A0 ~ A12(A11)=V
C C
-0.2V or 0.2V, DQ0 ~ DQ15=V
CC
-0.2V, 0.2V or Open
*Note :
I
CC1
, I
CC3
, I
C C 4
and I
CC6
are dependent on output loading and cycle rates. Specified values are obtained with the output open.
I
CC
is specified as an average current. In I
CC1
, I
C C 3
and I
CC6,
address can be changed maximum once while RAS=V
IL
. In I
CC4
,
address can be changed maximum once within one EDO mode cycle time,
t
HPC
.
K4E661612E,K4E641612E
CAPACITANCE
(T
A
=25°C, V
CC
=3.3V, f=1MHz)
Parameter
Input capacitance [A0 ~ A12]
Input capacitance [RAS, UCAS, LCAS, W, OE ]
Output capacitance [DQ0 - DQ15]
Symbol
C
I N 1
C
I N 2
C
DQ
Min
-
-
-
CMOS DRAM
Max
5
7
7
Units
pF
pF
pF
AC CHARACTERISTICS
Parameter
Random read or write cycle time
Read-modify-write cycle time
Access time from RAS
Access time from CAS
(0°C≤T
A
≤70°C,
See note 2)
-45
Min
Max
Min
84
113
45
12
23
3
3
3
1
25
45
8
35
7
11
9
5
0
7
0
7
23
0
0
0
7
6
8
7
0
5K
33
22
10K
50
13
3
3
3
1
30
50
8
38
8
11
9
5
0
7
0
7
25
0
0
0
7
7
8
7
0
10K
37
25
10K
50
13
50
13
25
3
3
3
1
40
60
10
40
10
14
12
5
0
10
0
10
30
0
0
0
10
10
10
10
0
10K
45
30
10K
50
13
-50
Max
Min
104
138
60
15
30
-60
Max
Unit
s
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
16
9,19
8
8
13
13
4
10
3,4,10
3,4,5
3,10
3
6,20
3
2
Test condition : V
CC
=3.3V±0.3V, Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V
Symbol
Note
t
R C
t
RWC
t
RAC
t
CAC
t
AA
t
CLZ
t
C E Z
t
OLZ
t
T
t
R P
t
RAS
t
RSH
t
CSH
t
CAS
t
RCD
t
RAD
t
CRP
t
ASR
t
RAH
t
ASC
t
CAH
t
RAL
t
RCS
t
RCH
t
RRH
t
WCH
t
W P
t
RWL
t
CWL
t
D S
74
101
Access time from column address
CAS to output in Low-Z
Output buffer turn-off delay from CAS
OE to output in Low-Z
Transition time (rise and fall)
RAS precharge time
RAS pulse width
RAS hold time
CAS hold time
CAS pulse width
RAS to CAS delay time
RAS to column address delay time
CAS to RAS precharge time
Row address set-up time
Row address hold time
Column address set-up time
Column address hold time
Column address to RAS lead time
Read command set-up time
Read command hold time referenced to CAS
Read command hold time referenced to RAS
Write command hold time
Write command pulse width
Write command to RAS lead time
Write command to CAS lead time
Data set-up time
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
