电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索
 PDF数据手册

5962-9160701MRA

产品描述ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20
产品类别逻辑    逻辑   
文件大小149KB,共5页
制造商Texas Instruments(德州仪器)
官网地址http://www.ti.com.cn/
敬请期待 详细参数 选型对比

5962-9160701MRA概述

ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20

5962-9160701MRA规格参数

参数名称属性值
包装说明DIP, DIP20,.3
Reach Compliance Codeunknow
其他特性HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL
计数方向BIDIRECTIONAL
系列ACT
JESD-30 代码R-GDIP-T20
JESD-609代码e0
长度24.51 mm
负载电容(CL)50 pF
逻辑集成电路类型PARALLEL IN PARALLEL OUT
最大频率@ Nom-Su90000000 Hz
位数8
功能数量1
端子数量20
最高工作温度125 °C
最低工作温度-55 °C
输出特性3-STATE
输出极性TRUE
封装主体材料CERAMIC, GLASS-SEALED
封装代码DIP
封装等效代码DIP20,.3
封装形状RECTANGULAR
封装形式IN-LINE
电源5 V
传播延迟(tpd)18 ns
认证状态Not Qualified
筛选级别MIL-STD-883
座面最大高度5.08 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层TIN LEAD
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
触发器类型POSITIVE EDGE
宽度7.62 mm
最小 fmax70 MHz
Base Number Matches1

5962-9160701MRA相似产品对比

5962-9160701MRA 5962-9160701MSA 5962-9160701M2A 5962-9160701M2X 5962-9160701MSX 5962-9160701MRX
描述 ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20 ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDFP20, CERPACK-20 ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20 ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20 ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDFP20, CERPACK-20 ACT SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20
包装说明 DIP, DIP20,.3 DFP, FL20,.3 QCCN, LCC20,.35SQ QCCN, DFP, DIP,
Reach Compliance Code unknow unknow unknow unknown unknown unknow
其他特性 HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL
计数方向 BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL
系列 ACT ACT ACT ACT ACT ACT
JESD-30 代码 R-GDIP-T20 R-GDFP-F20 S-CQCC-N20 S-CQCC-N20 R-GDFP-F20 R-GDIP-T20
逻辑集成电路类型 PARALLEL IN PARALLEL OUT PARALLEL IN PARALLEL OUT PARALLEL IN PARALLEL OUT PARALLEL IN PARALLEL OUT PARALLEL IN PARALLEL OUT PARALLEL IN PARALLEL OUT
位数 8 8 8 8 8 8
功能数量 1 1 1 1 1 1
端子数量 20 20 20 20 20 20
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
输出极性 TRUE TRUE TRUE TRUE TRUE TRUE
封装主体材料 CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED
封装代码 DIP DFP QCCN QCCN DFP DIP
封装形状 RECTANGULAR RECTANGULAR SQUARE SQUARE RECTANGULAR RECTANGULAR
封装形式 IN-LINE FLATPACK CHIP CARRIER CHIP CARRIER FLATPACK IN-LINE
传播延迟(tpd) 18 ns 18 ns 18 ns 18 ns 18 ns 18 ns
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
筛选级别 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883
座面最大高度 5.08 mm 2.286 mm 1.905 mm 1.905 mm 2.286 mm 5.08 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 NO YES YES YES YES NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
端子形式 THROUGH-HOLE FLAT NO LEAD NO LEAD FLAT THROUGH-HOLE
端子节距 2.54 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 2.54 mm
端子位置 DUAL DUAL QUAD QUAD DUAL DUAL
触发器类型 POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
宽度 7.62 mm 6.731 mm 8.89 mm 8.89 mm 6.731 mm 7.62 mm
最小 fmax 70 MHz 70 MHz 70 MHz 70 MHz 70 MHz 70 MHz
长度 24.51 mm - 8.89 mm 8.89 mm - 24.51 mm
Base Number Matches 1 1 1 1 1 -
在Linux中安装turbo c
我现在刚开始学嵌入式开发,要用到c语言开发,我想请问一下怎么样在Linux虚拟机中安装turbo c,我用的Linux是 RedHat 9.0版本...
christine Linux开发
模拟厂商如何应对手机产品提出的挑战?
整个手机产业目前的状况似乎已经陷入一种以价格竞争的阶段,有点像电视机市场。手机好像已经不属于我们印象中的高科技产品,几百块钱的手机就已经具备很丰富的功能,如音乐、拍照、摄像、手写输 ......
clj2004000 模拟电子
出正点原子stm32战舰开发板
正点原子STM32战舰开发板(99新) 就上了几次电,我本人后面转fpga,dsp方向,就放置了,一直没有时间学习,最近看板子一直在吃灰,就拿来出了。 开发板*1,3.5寸液晶*1,JLINKV8*1,ENC28J60 ......
zhouluopei 淘e淘
IAR5.5和5.4下载
听学长说5.4比较稳定:) 链接:http://pan.baidu.com/s/1eQrbJJO 密码:s2vj第一次分享资料:) ...
屌丝卫庄 微控制器 MCU
关于arm Cortex-A9多核MPcore中ACP的问题
如题,最近在看Arm Cortex-A9多核MPcore中ACP相关资料和代码,ACP(加速器一致性接口),有哪位大神知道了解其具体作用么?在多核系统中,如何去配置? ...
EdwardsThompson ARM技术
Coding for SSDs – Part 3: Pages, Blocks, and the Flash Translation Layer
This is Part 3 over 6 of “Coding for SSDs”, covering Sections 3 and 4. For other parts and sections, you can refer to the Table to Contents. This is a series of articles that I w ......
白丁 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1634  104  2922  1912  230  36  42  21  16  12 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved