D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
NCP4423, NCP4424,
NCP4425
3 A Dual High-Speed
MOSFET Drivers
The NCP4423/4424/4425 are MOSFET drivers that are capable of
giving reliable service in demanding electrical environments.
Although primarily intended for driving power MOSFETs, these
drivers are well–suited for driving other loads (capacitive, resistive,
or inductive) which require a low impedance driver capable of high
peak currents and fast switching times. Applications such as heavily
loaded clock lines, coaxial cables, or piezoelectric transducers can all
be driven with the NCP4423/4424/4425. The only known limitation
on loading is that the total power dissipated of the driver must be kept
within the maximum power dissipation limits of the package.
Features
http://onsemi.com
MARKING
DIAGRAM
16
SO–16
DW SUFFIX
CASE 751G
1
1
NCP442x
YYWWXZ
16
•
•
•
•
•
•
•
•
•
•
High Peak Output Current (3 A)
Wide Operating Range (4.5 V to 18 V)
High Capacitive Load Drive Capability (1800 pF in 25 nsec)
Short Delay Times (t40 nsec Typ)
Matched Rise/Fall Times
Low Supply Current
With Logic “1’’ Input (3.5 mA)
With Logic “0’’ Input (350
µA)
Low Output Impedance (3.5
Ω
Typ)
Latch–Up Protected: Will Withstand 1.5 A Reverse Current
Logic Input Will Withstand Negative Swing Up to 5 V
ESD Protected (4 kV)
8
PDIP–8
P SUFFIX
CASE 626
1
NCP442x
YYWWXZ
CO
8
1
x
YY
WW
X
Z
CO
= Device Number (3, 4, or 5)
= Year
= Work Week
= Assembly ID Code
= Subcontractor ID Code
= Country of Origin
ORDERING INFORMATION
Device
Package
SO–16
SO–16
SO–16
PDIP–8
PDIP–8
PDIP–8
Shipping
1000 Tape & Reel
1000 Tape & Reel
1000 Tape & Reel
50 Units/Rail
50 Units/Rail
50 Units/Rail
FUNCTIONAL BLOCK DIAGRAM
VDD
INVERTING
300 mV
OUTPUT
INPUT
4.7 V
NCP4423 DUAL INVERTING
NCP4424 DUAL NONINVERTING
NCP4425 ONE INV., ONE NONINV
GND
EFFECTIVE
INPUT C = 20 pF
(EACH INPUT)
NOTES:
1. NCP4425 has one inverting and one noninverting driver.
2. Ground any unused driver input.
©
Semiconductor Components Industries, LLC, 2002
NCP4423DWR2
NCP4424DWR2
NCP4425DWR2
NCP4423P
NCP4424P
NCP4425P
NONINVERTING
1
August, 2002 – Rev. 2
Publication Order Number:
NCP4423/D
NCP4423, NCP4424, NCP4425
PIN CONNECTIONS
4423
4424
NC
OUT A
OUT A
V
DD
V
DD
OUT B
OUT B
NC
4425
NC
OUT A
OUT A
V
DD
V
DD
OUT B
OUT B
NC
1
2
3
4
16–Pin SO Wide
NC
IN A
NC
GND
GND
NC
IN B
NC
1
2
3
4
5
6
7
8
(Top View)
NCP4423
NCP4424
NCP4425
8–Pin DIP
NCP4423
NCP4424
NCP4425
8
7
6
5
16 NC
15 OUT A
14 OUT A
13 V
DD
12 V
DD
11 OUT B
10 OUT B
9
NC
NC = NO CONNECTION
NOTE:
Duplicate pins must
both
be connected for proper
operation.
http://onsemi.com
2
NCP4423, NCP4424, NCP4425
ABSOLUTE MAXIMUM RATINGS
Rating
Supply Voltage
Input Voltage, IN A or IN B (V
DD
+ 0.3 V to GND – 5.0 V)
Maximum Chip Temperature
Storage Temperature Range, T
stg
Lead Temperature (Soldering, 10 sec)
Package Thermal Resistance
SOIC, R
θJA
PDIP, R
θJA
PDIP, R
θJC
Operating Temperature Range
Package Power Dissipation (T
A
v
70°C)
SOIC
PDIP
Value
+22
–5
+150
–65 to +150
+300
155
–125
–45
–40 to +85
470
730
°C
mW
mc
Unit
V
V
°C
°C
°C
°C/W
ELECTRICAL CHARACTERISTICS
(T
A
= +25°C with 4.5 V
v
V
DD
v
18 V, unless otherwise specified.)
Characteristic
Input
Logic 1 High Input Voltage
Logic 0 Low Input Voltage
Input Current
Output
High Output Voltage
Low Output Voltage
Output Resistance, High
Output Resistance, Low
Peak Output Current
Latch–Up Protection
Withstand Reverse Current
Switching Time
(Note 1)
Rise Time
Fall Time
Delay Time 1
Delay Time 2
Power Supply
Power Supply Current
1. Switching times guaranteed by design.
I
S
V
IN
= 3.0 V (Both Inputs)
V
IN
= 0 V (Both Inputs)
–
–
1.5
0.15
2.5
0.25
mA
t
R
t
F
t
D1
t
D2
Figure 1, C
L
= 1800 pF
Figure 1, C
L
= 1800 pF
Figure 1, C
L
= 1800 pF
Figure 1, C
L
= 1800 pF
–
–
–
–
23
25
33
38
35
35
75
75
nsec
nsec
nsec
nsec
V
OH
V
OL
R
OH
R
OL
I
PK
I
REV
–
–
I
OUT
= 10 mA,
V
DD
= 18 V
I
OUT
= 10 mA,
V
DD
= 18 V
–
Duty Cycle
v
2%
t
v
300
µs
V
DD
–0.025
–
–
–
–
1.5
–
–
2.8
3.5
3.0
–
–
0.025
5.0
5.0
–
–
V
V
Ω
Ω
A
A
V
OH
V
IL
I
IN
–
–
0 V
v
V
IN
v
V
DD
2.4
–
–1.0
–
–
–
–
0.8
1.0
V
V
µA
Symbol
Test Conditions
Min
Typ
Max
Unit
http://onsemi.com
3
NCP4423, NCP4424, NCP4425
ELECTRICAL CHARACTERISTICS
(Over operating temperature range with 4.5 V
v
V
DD
v
18 V, unless otherwise specified.)
Characteristic
Input
Logic 1 High Input Voltage
Logic 0 Low Input Voltage
Input Current
Output
High Output Voltage
Low Output Voltage
Output Resistance, High
Output Resistance, Low
Peak Output Current
Latch–Up Protection
Withstand Reverse Current
Switching Time
(Note 1)
Rise Time
Fall Time
Delay Time 1
Delay Time 2
Power Supply
Power Supply Current
1. Switching times guaranteed by design.
Test Circuit
Test Circuit
0.1
µF
CERAMIC
OUTPUT
C
L
= 1800 pF
INPUT: 100 kHz,
square wave,
t
RISE
= t
FALL
≤
10 ns
2
NCP4423
(1/2 NCP4425)
INPUT: 100 kHz,
square wave,
t
RISE
= t
FALL
≤
10 ns
2
NCP4424
(1/2 NCP4425)
INPUT
1
I
S
V
IN
= 3.0 V (Both Inputs)
V
IN
= 0 V (Both Inputs)
–
–
2.0
0.2
3.5
0.3
mA
t
R
t
F
t
D1
t
D2
Figure 1, C
L
= 1800 pF
Figure 1, C
L
= 1800 pF
Figure 1, C
L
= 1800 pF
Figure 1, C
L
= 1800 pF
–
–
–
–
28
32
32
38
60
60
100
100
nsec
nsec
nsec
nsec
V
OH
V
OL
R
O
R
O
I
PK
I
REV
–
–
I
OUT
= 10 mA,
V
DD
= 18 V
I
OUT
= 10 mA,
V
DD
= 18 V
–
Duty Cycle
v
2%
t
v
300
µsec
V
DD
–0.025
–
–
–
–
1.5
–
–
3.7
4.3
3.0
–
–
0.025
8.0
8.0
–
–
V
V
Ω
Ω
A
A
V
IH
V
IL
I
IN
–
–
0 V
v
V
IN
v
V
DD
2.4
–
–10
–
–
–
–
0.8
10
V
V
µA
Symbol
Test Conditions
Min
Typ
Max
Unit
V
DD
= 16 V
1
µF
WIMA
MKS–2
V
DD
= 16 V
1
µF
WIMA
MKS–2
0.1
µF
CERAMIC
OUTPUT
C
L
= 1800 pF
INPUT
1
+5 V
INPUT
0V
16 V
OUTPUT
0V
10%
10%
t
D1
90%
t
F
90%
+5 V
INPUT
90%
10%
90%
t
D1
10%
t
R
90%
t
D2
10%
t
D2
0V
t
R
90%
10%
16 V
OUTPUT
0V
t
F
Figure 1. Inverting Driver Switching Time
Figure 2. Noninverting Driver Switching Time
http://onsemi.com
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
