电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

VIPER100ASP13TR

产品描述5.3A SWITCHING REGULATOR, 200kHz SWITCHING FREQ-MAX, PZFM5, PENTAWATT HV-5
产品类别电源/电源管理    电源电路   
文件大小403KB,共23页
制造商ST(意法半导体)
官网地址http://www.st.com/
标准
下载文档 详细参数 全文预览

VIPER100ASP13TR概述

5.3A SWITCHING REGULATOR, 200kHz SWITCHING FREQ-MAX, PZFM5, PENTAWATT HV-5

VIPER100ASP13TR规格参数

参数名称属性值
是否Rohs认证符合
厂商名称ST(意法半导体)
零件包装代码ZFM
包装说明PENTAWATT HV-5
针数5
Reach Compliance Codenot_compliant
ECCN代码EAR99
模拟集成电路 - 其他类型SWITCHING REGULATOR
控制模式CURRENT-MODE
控制技术PULSE WIDTH MODULATION
最大输入电压15 V
最小输入电压9 V
标称输入电压13 V
JESD-30 代码R-PZFM-T5
JESD-609代码e3
长度9.4 mm
功能数量1
端子数量5
最大输出电流5.3 A
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP10,.55FL
封装形状RECTANGULAR
封装形式FLANGE MOUNT
峰值回流温度(摄氏度)NOT SPECIFIED
认证状态Not Qualified
座面最大高度3.75 mm
表面贴装NO
切换器配置SINGLE
最大切换频率200 kHz
技术MOS
端子面层Matte Tin (Sn)
端子形式THROUGH-HOLE
端子节距1.27 mm
端子位置ZIG-ZAG
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度7.5 mm

VIPER100ASP13TR文档预览

®
VIPer100/SP
-
VIPer100A/ASP
SMPS PRIMARY I.C.
TYPE
VIPer100/SP
VIPer100A/ASP
s
ADJUSTABLE
V
DSS
620V
700V
I
n
3A
3A
R
DS(on)
2.5
2.8
10
SWITCHING FREQUENCY UP
TO 200 kHz
s
CURRENT MODE CONTROL
s
SOFT START AND SHUT DOWN CONTROL
s
AUTOMATIC BURST MODE OPERATION IN
STAND-BY CONDITION ABLE TO MEET
“BLUE ANGEL” NORM (<1w TOTAL POWER
CONSUMPTION)
s
INTERNALLY TRIMMED ZENER REFERENCE
s
UNDERVOLTAGE LOCK-OUT WITH
HYSTERESIS
s
INTEGRATED START-UP SUPPLY
s
AVALANCHE RUGGED
s
OVERTEMPERATURE PROTECTION
s
LOW STAND-BY CURRENT
s
ADJUSTABLE CURRENT LIMITATION
PENTAWATT HV
1
PENTAWATT HV
(022Y)
PowerSO-10™
DESCRIPTION
VIPer100
/100A, made using VIPower M0
Technology, combines on the same silicon chip a
state-of-the-art PWM circuit together with an
optimized high voltage avalanche rugged Vertical
Power MOSFET (620V or 700V / 3A).
Typical applications cover off line power supplies
with a secondary power capability of 50 W in wide
range condition and 100W in single range or with
doubler configuration. It is compatible from both
primary or secondary regulation loop despite
using around 50% less components when
compared with a discrete solution. Burst mode
operation is an additional feature of this device,
offering the possibility to operate in stand-by
mode without extra components.
BLOCK DIAGRAM
OSC
DRAIN
ON/OFF
OSCILLATOR
SECURITY
LATCH
V
DD
PWM
LATCH
S
R1 FF Q
R2 R3
UVLO
LOGIC
R/S
FF
S
Q
OVERTEMP.
DETECTOR
0.5V
_
+ +
_
0.5 V
ERROR
_ AMPLIFIER
13 V
+
+
_
1.7
µ
s
DELAY
250 ns
BLANKING
1 V/A
CURRENT
AMPLIFIER
COMP
SOURCE
May 2003
FC00231
4.5 V
1/23
1
VIPer100/SP - VIPer100A/ASP
ABSOLUTE MAXIMUM RATING
Symbol
V
DS
I
D
V
DD
V
OSC
V
COMP
I
COMP
V
esd
I
D(AR)
P
tot
T
j
T
stg
Parameter
Continuous Drain-Source Voltage (T
j
=25 to 125°C)
for
VIPer100/SP
for
VIPer100A/ASP
Maximum Current
Supply Voltage
Voltage Range Input
Voltage Range Input
Maximum Continuous Current
Electrostatic Discharge (R =1.5kΩ; C=100pF)
Avalanche Drain-Source Current, Repetitive or Not Repetitive
(Tc=100°C; Pulse width limited by T
j
max;
δ
< 1%)
for
VIPer100/SP
for
VIPer100A/ASP
Power Dissipation at T
c
=25ºC
Junction Operating Temperature
Storage Temperature
Value
-0.3 to 620
-0.3 to 700
Internally limited
0 to 15
0 to V
DD
0 to 5
±2
4000
2
1.4
82
Internally limited
-65 to 150
Unit
V
V
A
V
V
V
mA
V
A
A
W
°C
°C
THERMAL DATA
Symbol
R
thj-case
R
thj-amb.
Parameter
Thermal Resistance Junction-case
Thermal Resistance Ambient-case
Max
Max
PENTAWATT HV
1.4
60
PowerSO-10™ (*)
1.4
50
Unit
°C/W
°C/W
(*) When mounted using the minimum recommended pad size on FR-4 board.
CONNECTION DIAGRAMS (Top View)
PENTAWATT HV
PENTAWATT HV (022Y)
PowerSO-10™
CURRENT AND VOLTAGE CONVENTIONS
I
DD
I
D
VDD
DRAIN
I
OSC
OSC
-
13V
+
COMP SOURCE
V
DD
V
DS
I
COMP
V
OSC
V
COMP
FC00020
2/23
1
VIPer100/SP - VIPer100A/ASP
ORDERING NUMBERS
PENTAWATT HV
VIPer100
VIPer100A
PENTAWATT HV (022Y)
VIPer100 (022Y)
VIPer100A (022Y)
PowerSO-10™
VIPer100SP
VIPer100ASP
PINS FUNCTIONAL DESCRIPTION
DRAIN PIN:
Integrated Power MOSFET drain pin. It provides
internal bias current during start-up via an
integrated high voltage current source which is
switched off during normal operation. The device
is able to handle an unclamped current during its
normal operation, assuring self protection against
voltage surges, PCB stray inductance, and
allowing a snubberless operation for low output
power.
SOURCE Pin:
Power MOSFET source pin. Primary side circuit
common ground connection.
VDD Pin:
This pin provides two functions :
- It corresponds to the low voltage supply of the
control part of the circuit. If V
DD
goes below 8V,
the start-up current source is activated and the
output power MOSFET is switched off until the
V
DD
voltage reaches 11V. During this phase,
the internal current consumption is reduced,
the V
DD
pin is sourcing a current of about 2mA
and the COMP pin is shorted to ground. After
that, the current source is shut down, and the
device tries to start up by switching again.
- This pin is also connected to the error amplifier,
in order to allow primary as well as secondary
regulation configurations. In case of primary
regulation, an internal 13V trimmed reference
voltage is used to maintain V
DD
at 13V. For
secondary regulation, a voltage between 8.5V
and 12.5V will be put on V
DD
pin by transformer
design, in order to stuck the output of the
transconductance amplifier to the high state.
The COMP pin behaves as a constant current
source, and can easily be connected to the
output of an optocoupler. Note that any
overvoltage due to regulation loop failure is still
detected by the error amplifier through the V
DD
voltage, which cannot overpass 13V. The
output voltage will be somewhat higher than the
nominal one, but still under control.
COMP PIN:
This pin provides two functions :
- It is the output of the error transconductance
amplifier, and allows for the connection of a
compensation network to provide the desired
transfer function of the regulation loop. Its
bandwidth can be easily adjusted to the
needed value with usual components value. As
stated
above,
secondary
regulation
configurations are also implemented through
the COMP pin.
- When the COMP voltage is going below 0.5V,
the shut-down of the circuit occurs, with a zero
duty cycle for the power MOSFET. This feature
can be used to switch off the converter, and is
automatically activated by the regulation loop
(whatever is the configuration) to provide a
burst mode operation in case of negligible
output power or open load condition.
OSC PIN:
An R
t
-C
t
network must be connected on that pin to
define the switching frequency. Note that despite
the connection of R
t
to V
DD
, no significant
frequency change occurs for V
DD
varying from 8V
to 15V. It provides also a synchronisation
capability, when connected to an external
frequency source.
3/23
1
VIPer100/SP - VIPer100A/ASP
AVALANCHE CHARACTERISTICS
Symbol
I
D(AR)
Parameter
Avalanche Current, Repetitive or Not Repetitive
(pulse widht limited by T
j
max;
δ
< 1%)
for
VIPer100/SP
for
VIPer100A/ASP
(see fig.12)
Single Pulse Avalanche Energy
(starting T
j
=25ºC, I
D
=I
D(ar)
)
(see fig.12)
Max Value
2
1.4
60
Unit
A
A
mJ
E
(AR)
ELECTRICAL CHARACTERISTICS
(T
j
=25°C; V
DD
=13V, unless otherwise specified)
POWER SECTION
Symbol
BV
DSS
Parameter
Drain-Source Voltage
Test Conditions
I
D
=1mA; V
COMP
=0V
for
VIPer100/SP
for
VIPer100A/ASP
(see fig.5)
V
COMP
=0V; T
j
=125°C
V
DS
=620V for
VIPer100/SP
V
DS
=700V for
VIPer100A/ASP
I
D
=2A
for
VIPer100/SP
for
VIPer100A/ASP
I
D
=2A; T
j
=100°C
for
VIPer100/SP
for
VIPer100A/ASP
I
D
=0.2A; V
IN
=300V (1)
(See fig. 3)
I
D
=0.4A; V
IN
=300V (1)
(See fig. 3)
V
DS
=25V
2.0
2.3
Min
620
700
1
1
2.5
2.8
4.5
5.0
100
50
150
Typ
Max
Unit
V
V
mA
mA
ns
ns
pF
I
DSS
Off-State Drain Current
R
DS(on)
Static Drain-Source
On Resistance
t
f
t
r
C
oss
Fall Time
Rise Time
Output Capacitance
(1) On Inductive Load, Clamped.
SUPPLY SECTION
Symbol
I
DDch
I
DD0
I
DD1
I
DD2
V
DDoff
V
DDon
V
DDhyst
Parameter
Start-Up Charging
Current
Test Conditions
V
DD
=5V; V
DS
=35V
(see fig. 2 and fig. 15)
Min
Typ
-2
12
15.5
19
8
11
3
Max
Unit
mA
mA
mA
mA
V
V
V
Operating Supply Current V
DD
=12V; F
SW
=0kHz
(see fig. 2)
Operating Supply Current
Operating Supply Current
Undervoltage Shutdown
Undervoltage Reset
Hysteresis Start-up
V
DD
=12V; F
sw
=100kHz
V
DD
=12V; F
sw
=200kHz
(See fig. 2)
(See fig. 2)
(See fig. 2)
16
7.5
2.4
9
12
4/23
VIPer100/SP - VIPer100A/ASP
ELECTRICAL CHARACTERISTICS
(continued)
OSCILLATOR SECTION
Symbol
F
SW
V
OSC
IH
V
OSC
IL
Parameter
Oscillator Frequency
Total Variation
Oscillator Peak Voltage
Oscillator Valley Voltage
Test Conditions
R
T
=8.2KΩ; C
T
=2.4nF
V
DD
=9 to 15V;
with R
T
± 1%;
C
T
± 5%
(see fig. 6 and fig. 9)
Min
90
Typ
100
Max
110
Unit
kHz
7.1
3.7
V
V
ERROR AMPLIFIER SECTION
Symbol
V
DDREG
∆V
DDreg
G
BW
A
VOL
G
m
V
COMPLO
V
COMPHI
I
COMPLO
I
COMPHI
Parameter
V
DD
Regulation Point
Total Variation
Unity Gain Bandwidth
Open Loop Voltage Gain
DC Transconductance
Output Low Level
Output High Level
Output Low Current
Capability
Output High Current
Capability
Test Conditions
I
COMP
=0mA
(see fig. 1)
T
j
=0 to 100°C
From Input =V
DD
to Output = V
COMP
COMP pin is open
(see fig. 10)
COMP pin is open
V
COMP
=2.5V
I
COMP
=-400µA; V
DD
=14V
I
COMP
=400µA; V
DD
=12V
V
COMP
=2.5V; V
DD
=14V
V
COMP
=2.5V; V
DD
=12V
(see fig. 10)
(see fig. 1)
45
1.1
Min
12.6
Typ
13
2
150
52
1.5
0.2
4.5
-600
600
Max
13.4
Unit
V
%
kHz
dB
mA/V
V
V
µA
µA
1.9
PWM COMPARATOR SECTION
Symbol
H
ID
V
COMPoff
I
Dpeak
t
d
t
b
t
on(min)
Parameter
∆V
COMP
/
∆I
DPEAK
V
COMP
Offset
Peak Current Limitation
Current Sense Delay to
Turn-Off
Blanking Time
Minimum On Time
Test Conditions
V
COMP
=1 to 3 V
I
DPEAK
=10mA
V
DD
=12V; COMP pin open
I
D
=1A
Min
0.7
3
Typ
1
0.5
4
250
250
350
360
1200
Max
1.3
5.3
Unit
V/A
V
A
ns
ns
ns
SHUTDOWN AND OVERTEMPERATURE SECTION
Symbol
V
COMPth
t
DISsu
T
tsd
T
hyst
Parameter
Restart Threshold
Disable Set Up Time
Thermal Shutdown
Temperature
Thermal Shutdown
Hysteresis
Test Conditions
(see fig. 4)
(see fig. 4)
(See fig. 8)
(See fig. 8)
140
Min
Typ
0.5
1.7
170
40
Max
5
Unit
V
µs
°C
°C
5/23
隐形狗原理请教
本帖最后由 芒果123 于 2016-3-26 20:52 编辑 http://static.video.qq.com/TPout.swf?vid=p0019gzguuj&auto=0昨天看到 这样一个视频,请问有哪位知道这个是什么原理的{:1_98:} ...
芒果123 DIY/开源硬件专区
一般选型是怎么选的?
比如现在需要一款开关电源芯片,需要输入电压2V到3.6V,输出3v,供电平均电流小于15uA,是每个芯片的厂商挨个官网去搜还是可以去某些网站可以快捷得查找? ...
天天1 模拟与混合信号
新手准备开始学习FPGA,开发板的选择,dalao们进来给建议
情况是大学期间学过verilog语言,但只上过理论课...... 开发板长啥样没见过,后来直到工作一直都是在做嵌入式,硬件编程这一块毕业后就没用过了。过一个月左右,楼主会有一段较长的闲暇时间, ......
黑暗骑士 FPGA/CPLD
小弟刚进大学学自动化但对自动化行业知之甚少,各位给小弟指点指点吧!
小弟刚进大学学自动化但对自动化行业知之甚少,各位给小弟指点指点吧!...
asdf6716 嵌入式系统
【MSP430共享】上传一个MSP430资料和学习板的例子
上传蔡大侠的资料例子、望谅解:victory: ...
机动哥 微控制器 MCU
TLC271 TLC271A TLC271B
TLC271 TLC271A TLC271B本文很详细的介绍了三种TLC系列单片机...
rain 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2671  1491  334  948  249  2  57  53  9  55 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved