Advance Information
CAT5221
Dual Digitally Programmable Potentiometers (DPP™)
with 64 Taps and 2-wire Interface
FEATURES
s
Two linear-taper digitally programmable
H
LOGEN
FR
A
EE
LE
A
D
F
R
E
E
TM
s
Automatic recall of saved wiper settings at
potentiometers
s
64 resistor taps per potentiometer
s
End to end resistance 2.5k
Ω
, 10k
Ω
, 50k
Ω
or 100k
Ω
s
Potentiometer control and memory access via
power up
s
2.5 to 6.0 volt operation
s
Standby current less than 1
µ
A
s
1,000,000 nonvolatile WRITE cycles
s
100 year nonvolatile memory data retention
s
20-lead SOIC and TSSOP packages
s
Commercial and industrial temperature ranges
2-wire interface (I C like)
s
Low wiper resistance, typically 80Ω
Ω
s
Nonvolatile memory storage for up to four wiper
2
settings for each potentiometer
DESCRIPTION
The CAT5221 is two Digitally Programmable
Potentiometers (DPPs™) integrated with control logic
and 16 bytes of NVRAM memory. Each DPP consists of
a series of 63 resistive elements connected between two
externally accessible end points. The tap points between
each resistive element are connected to the wiper outputs
with CMOS switches. A separate 6-bit control register
(WCR) independently controls the wiper tap switches for
each DPP. Associated with each wiper control register
are four 6-bit non-volatile memory data registers (DR)
used for storing up to four wiper settings. Writing to the
wiper control register or any of the non-volatile data
registers is via a 2-wire serial bus (I
2
C-like). On power-
up, the contents of the first data register (DR0) for each
of the four potentiometers is automatically loaded into its
respective wiper control register (WCR).
The CAT5221 can be used as a potentiometer or as a
two terminal, variable resistor. It is intended for circuit
level or system level adjustments in a wide variety of
applications. It is available in the 0°C to 70°C commercial
and -40°C to 85°C industrial operating temperature
ranges and offered in a 20-lead SOIC package.
PIN CONFIGURATION
SOIC Package (J, W)
TSSOP Package (U, Y)
RW0
RL0
RH0
A0
A2
RW1
RL1
RH1
SDA
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
CAT
16
5221
15
14
13
12
11
VCC
NC
NC
NC
A1
A3
SCL
NC
NC
NC
FUNCTIONAL DIAGRAM
RH0
RH1
SCL
SDA
2-WIRE BUS
INTERFACE
WIPER
CONTROL
REGISTERS
R W0
R W1
A0
A1
A2
A3
CONTROL
LOGIC
NONVOLATILE
DATA
REGISTERS
RL0
RL1
© 2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Document No. 2113, Rev. G
CAT5221
Advance Information
PIN DESCRIPTION
Pin
(SOIC)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
PIN DESCRIPTIONS
SCL:
Serial Clock
The CAT5221 serial clock input pin is used to clock
all data transfers into or out of the device.
SDA:
Serial Data
The CAT5221 bidirectional serial data pin is used
to transfer data into and out of the device. The
SDA pin is an open drain output and can be wire-
Ored with the other open drain or open collector
outputs.
A0, A1, A2, A3:
Device Address Inputs
These inputs set the device address when ad-
dressing multiple devices. When these pins are left
floating the default values are zero. A total of
sixteen devices can be addressed on a single bus.
A match in the slave
address must be made with the address input in
order to initiate communication with the CAT5221.
R
H
, R
L
:
Resistor End Points
The two sets of R
H
and R
L
pins are equivalent to
the terminal connections on a mechanical potenti-
ometer.
Wiper
R
W
:
The two R
W
pins are equivalent to the wiper
terminal of a mechanical potentiometer.
Name
R
W0
R
L0
R
H0
A0
A2
R
W1
R
L1
R
H1
SDA
GND
NC
NC
NC
SCL
A3
A1
NC
NC
NC
VCC
Function
Wiper Terminal for Potentiometer 0
Low Reference Terminal for Potentiometer 0
High Reference Terminal for Potentiometer 0
Device Address, LSB
Device Address
Wiper Terminal for Potentiometer 1
Low Reference Terminal for Potentiometer 1
High Reference Terminal for Potentiometer 1
Serial Data Input/Output
Ground
No Connect
No Connect
No Connect
Bus Serial Clock
Device Address
Device Address
No Connect
No Connect
No Connect
Supply Voltage
DEVICE OPERATION
The CAT5221 is two resistor arrays integrated with 2-
wire serial interface logic, two 6-bit wiper control registers
and eight 6-bit, non-volatile memory data registers.
Each resistor array contains 63 separate resistive
elements connected in series. The physical ends of
each array are equivalent to the fixed terminals of a
mechanical potentiometer (R
H
and R
L
). R
H
and R
L
are
symmetrical and may be interchanged. The tap positions
between and at the ends of the series resistors are
connected to the output wiper terminals (R
W
) by a
CMOS transistor switch. Only one tap point for each
potentiometer is connected to its wiper terminal at a time
and is determined by the value of the wiper control
register. Data can be read or written to the wiper control
registers or the non-volatile memory data registers via
the 2-wire bus. Additional instructions allows data to be
transferred between the wiper control registers and
each respective potentiometer's non-volatile data
registers. Also, the device can be instructed to operate
in an "increment/decrement" mode.
Document No. 2113, Rev. G
2
Advance Information
CAT5221
ABSOLUTE MAXIMUM RATINGS*
Temperature Under Bias .................. -55°C to +125°C
Storage Temperature ........................ -65°C to +150°C
Voltage on any Pin with
Respect toV
SS(1)
.................... -2.0V to +V
CC
+2.0V
V
CC
with Respect to Ground ................ -2.0V to +7.0V
Package Power Dissipation
Capability (T
A
= 25°C) ................................... 1.0W
Lead Soldering Temperature (10 secs) ............ 300°C
Wiper Current .................................................. +12mA
Note:
*COMMENT
Stresses above those listed under “Absolute Maximum Ratings”
may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any
other conditions outside of those listed in the operational sections
of this specification is not implied. Exposure to any absolute
maximum rating for extended periods may affect device perfor-
mance and reliability.
Recommended Operating Conditions:
V
CC
= +2.5V to +6.0V
Temperature
Commercial
Industrial
Min
0°C
-40°C
Max
70°C
85°C
(1) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns.
Maximum DC voltage on output pins is V
CC
+0.5V, which may overshoot to V
CC
+2.0V for periods of less than 20 ns.
POTENTIOMETER CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Symbol
R
POT
R
POT
R
POT
R
POT
Parameter
Potentiometer Resistance (-00)
Potentiometer Resistance (-50)
Potentiometer Resistance (-10)
Potentiometer Resistance (-2.5)
Potentiometer Resistance
Tolerance
R
POT
Matching
Power Rating
I
W
R
W
R
W
V
TERM
V
N
Wiper Current
Wiper Resistance
Wiper Resistance
Voltage on any R
H
or R
L
Pin
Noise
Resolution
Absolute Linearity
(3)
Relative Linearity
(4)
TC
RPOT
TC
RATIO
C
H
/C
L
/C
W
R
ISO
fc
Temperature Coefficient of
R
POT
Ratiometric Temp. Coefficient
Potentiometer Capacitances
Isolation Resistance
Frequency Response
R
POT
= 50kΩ
10/10/25
TBD
0.4
R
w(n)(actual)
-R
(n)(expected)(6)
R
w(n+1)
-[R
w(n)+LSB
]
(6)
+300
20
I
W
= +3mA @ V
CC
=3V
I
W
= +3mA @ V
CC
= 5V
V
SS
= 0V
GND
TBD
1.6
+1
+0.2
80
25°C, each pot
Test Conditions
Min
Typ
100
50
10
2.5
+20
1
50
+6
300
150
V
CC
Max
Units
kΩ
kΩ
kΩ
kΩ
%
%
mW
mA
Ω
Ω
V
nV/ Hz
%
LSB
(5)
LSB
(5)
ppm/°C
ppm/°C
pF
Ω
MHz
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to V
CC
+1V.
(3) Absolute linearity is utilitzed to determine actual wiper voltage versus expected voltage as determined by wiper position when used
as a potentiometer.
(4) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a
potentiometer. It is a measure of the error in step size.
(5) MI = R
TOT
/ 63 or (R
H
- R
L
) / 63, single pot
(6) n = 0, 1, 2, ..., 63
3
Document No. 2113, Rev. G
CAT5221
D.C. OPERATING CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Advance Information
Symbol
I
CC
I
SB
I
LI
I
LO
V
IL
V
IH
V
OL1
Parameter
Power Supply Current
Standby Current (V
CC
= 5.0V)
Input Leakage Current
Output Leakage Current
Input Low Voltage
Input High Voltage
Output Low Voltage (V
CC
= 3.0V)
Test Conditions
f
SCL
= 400kHz
V
IN
= GND or V
CC;
SDA Open
V
IN
= GND to V
CC
V
OUT
= GND to V
CC
Min
Typ
Max
1
1
10
10
Units
mA
µA
µA
µA
V
V
V
-1
V
CC
x 0.7
I
OL
= 3 mA
V
CC
x 0.3
V
CC
+ 1.0
0.4
CAPACITANCE
T
A
= 25°C, f = 1.0 MHz, V
CC
= 5V
Symbol Test
C
I/O(1)
C
IN(1)
Input/Output Capacitance (SDA)
Input Capacitance (A0, A1, A2, A3, SCL)
Conditions
V
I/O
= 0V
V
IN
= 0V
Min
Typ
Max
8
6
Units
pF
pF
A.C. CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Symbol
f
SCL
T
I(1)
t
AA
t
BUF(1)
t
HD:STA
t
LOW
t
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
R(1)
t
F(1)
t
SU:STO
t
DH
Parameter
Clock Frequency
Noise Suppression Time Constant at SCL, SDA Inputs
SLC Low to SDA Data Out and ACK Out
Time the Bus Must Be Free Before a New
Transmission Can Start
Start Condition Hold Time
Clock Low Period
Clock High Period
Start Condition SetupTime (For a Repeated Start Condition)
Data in Hold Time
Data in Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
Min
Typ
Max
400
50
0.9
Units
kHz
ns
µs
µs
µs
µs
µs
µs
ns
ns
µs
ns
µs
ns
1.2
0.6
1.2
0.6
0.6
0
100
0.3
300
0.6
50
POWER UP TIMING
(1)
Over recommended operating conditions unless otherwise stated.
Symbol
t
PUR
t
PUW
Parameter
Power-up to Read Operation
Power-up to Write Operation
Min
Typ
Max
1
1
Units
ms
ms
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
Document No. 2113, Rev. G
4
Advance Information
WRITE CYCLE LIMITS
Over recommended operating conditions unless otherwise stated.
CAT5221
Symbol
t
WR
Parameter
Write Cycle Time
Min
Typ
Max
5
Units
ms
The write cycle is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle,
the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.
RELIABILITY CHARACTERISTICS
Over recommended operating conditions unless otherwise stated.
Symbol
N
END(1)
T
DR(1)
V
ZAP(1)
I
LTH(1)(2)
Parameter
Endurance
Data Retention
ESD Susceptibility
Latch-Up
Reference Test Method
MIL-STD-883, Test Method 1033
MIL-STD-883, Test Method 1008
MIL-STD-883, Test Method 3015
JEDEC Standard 17
Min
1,000,000
100
2000
100
Typ
Max
Units
Cycles/Byte
Years
Volts
mA
Figure 1. Bus Timing
tF
tLOW
tHIGH
tLOW
tR
SCL
tSU:STA
tHD:STA
tHD:DAT
tSU:DAT
tSU:STO
SDA IN
tAA
SDA OUT
tDH
tBUF
Figure 2. Write Cycle Timing
SCL
SDA
8TH BIT
BYTE n
ACK
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
Figure 3. Start/Stop Timing
SDA
SCL
START BIT
STOP BIT
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) t
PUR
and t
PUW
are the delays required from the time V
CC
is stable until the specified operation can be initiated.
5
Document No. 2113, Rev. G
国产芯片交流
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
