电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MK2746GLF

产品描述Video Clock Generator, 133.33MHz, CMOS, PDSO16, 4.40 MM, 0.65 MM PITCH, TSSOP-16
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小148KB,共6页
制造商IDT (Integrated Device Technology)
标准  
下载文档 详细参数 全文预览 文档解析

MK2746GLF在线购买

供应商 器件名称 价格 最低购买 库存  
MK2746GLF - - 点击查看 点击购买

MK2746GLF概述

Video Clock Generator, 133.33MHz, CMOS, PDSO16, 4.40 MM, 0.65 MM PITCH, TSSOP-16

MK2746GLF规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称IDT (Integrated Device Technology)
零件包装代码TSSOP
包装说明TSSOP, TSSOP16,.25
针数16
Reach Compliance Codecompliant
ECCN代码EAR99
JESD-30 代码R-PDSO-G16
JESD-609代码e3
长度5 mm
湿度敏感等级1
端子数量16
最高工作温度70 °C
最低工作温度
最大输出时钟频率133.33 MHz
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装等效代码TSSOP16,.25
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)260
电源3.3 V
主时钟/晶体标称频率27 MHz
认证状态Not Qualified
座面最大高度1.2 mm
最大供电电压3.6 V
最小供电电压3 V
标称供电电压3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Matte Tin (Sn) - annealed
端子形式GULL WING
端子节距0.65 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度4.4 mm
uPs/uCs/外围集成电路类型CLOCK GENERATOR, VIDEO

文档解析

这份文档是关于IDT公司的MK2746型号DVD/MPEG时钟源的数据手册。以下是一些技术信息点,可能对电子工程师或相关技术人员来说值得关注:

  1. 产品描述

    • MK2746是一款低成本、低抖动、高性能的时钟合成器,适用于DVD和其他基于MPEG2的应用。
    • 使用模拟相位锁定环(PLL)技术,接受27MHz基本模式晶体或时钟输入,产生多个输出时钟。
  2. 主要特性

    • 封装在16引脚TSSOP中。
    • 工作电压为3.3V。
    • 提供紧密的抖动控制和可选择的处理时钟。
    • 提供可选择的音频时钟。
    • 提供固定的27MHz(视频)、50MHz(DSP/总线时钟)和133.33MHz(SDRAM)输出。
    • 采用先进的低功耗、亚微米CMOS工艺。
  3. 引脚分配和时钟输出选择表

    • 提供了详细的引脚功能和时钟输出选择表,包括音频时钟和处理器时钟的不同配置选项。
  4. 外部组件选择

    • 包括去耦电容、串联终止电阻和晶体调谐负载电容的推荐值和布局建议。
  5. PCB布局建议

    • 为了最佳性能和最低输出相位噪声,提供了详细的印刷电路板(PCB)布局指南。
  6. 绝对最大额定值

    • 列出了可能对MK2746造成永久性损坏的压力极限值。
  7. 推荐操作条件

    • 提供了直流电气特性和交流电气特性的推荐操作条件。
  8. 电气参数

    • 包括环境工作温度、电源电压、输入/输出电压、工作电流、输入电容、输出阻抗等参数。
  9. 输出时钟特性

    • 包括输出上升时间、下降时间、时钟占空比和最大输出抖动等参数。
  10. 封装和尺寸信息

    • 提供了16引脚TSSOP封装的尺寸和订购信息。
  11. 公司信息

    • 包括公司总部地址、销售和技术支持联系方式。

MK2746GLF文档预览

DATASHEET
DVD/MPEG CLOCK SOURCE
Description
The MK2746 is a low cost, low jitter, high performance clock
synthesizer for DVD and other MPEG2 based applications.
Using analog Phase Locked Loop (PLL) techniques, the
device accepts a 27 MHz fundamental mode crystal or
clock input to produce multiple output clocks including the
processor clock, audio clock, bus driver clock, SDRAM
clock and a Video clock. The audio clocks are frequency
locked to the 27 MHz input using our patented zero ppm
error techniques, allowing audio and video to track exactly,
thereby eliminating the need for large buffer memory.
IDT manufacturers the largest variety of DVD, set top box,
and multimedia clock synthesizers for all applications.
MK2746
Features
Packaged in 16 pin TSSOP
Operating voltage of 3.3 V
Provides tight jitter controlled selectable processor clock
per table.
Provides selectable audio clock per table.
Provides fixed outputs of 27 MHz (Video), 50 MHz
(DSP/Bus clock) and 133.33 MHz (SDRAM).
Advanced, low power, sub-micron CMOS process
Block Diagram
VDD
3
Audio
AS1:0
PLL / Clock
Circuit
PS1:0
27 MHz crystal
or clock
X1
Clock Buffer/
Crystal
Ocsillator
Processor
(Tight Jitter)
50M Bus Clock
133.33 M SDRAM Clock
27M Video Clock
X2
2
GND
IDT™
DVD/MPEG CLOCK SOURCE
1
MK2746
REV C 051310
MK2746
DVD/MPEG CLOCK SOURCE
VCXO AND SYNTHESIZER
Pin Assignment
X2
X1/ICLK
VDD
GND
PCLK
PS0
133.33M
PS1
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
27M
AS0
ACLK
AS1
VDD
GND
50M
Clock Output Select Table
in MHz
AS1
0
0
1
1
AS0
0
1
0
1
Audio CLK
12.288
11.2896
18.432
8.192
PS1
0
0
1
1
PS0
0
1
0
1
Processor
CLK
66.66
41.66
50
58.33
16 pin (173 mil) TSSOP
0 = connect directly to GND
1 = connect directly to VDD
Pin Descriptions
Pin
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pin
Name
X2
X1/ICLK
VDD
GND
PCLK
PS0
133.33M
PS1
50M
GND
VDD
AS1
ACLK
AS0
27M
VDD
Pin
Type
Input
Input
Power
Power
Output
Input
Output
Input
Output
Power
Power
Input
Output
Input
Output
Power
Pin Description
Connect to a 27 MHz fundamental mode crystal. Leave open for clock input.
Connect to a 27 MHz fundamental mode crystal or clock.
Connect to +3.3 V.
Connect to ground
Processor clock output. Determined by the status of PS1, PS0 per table
above.
Processor Clock select 0. Selects processor clock per table above.
SDRAM clock output.
Processor Clock select 1. Selects processor clock per table above.
50 MHz clock output.
Connect to ground.
Connect to +3.3 V.
Audio clock select 1. Selects audio clock per table above.
Audio clock output determined by the status of PS1, PS0.
Audio clock select 0. Selects audio clock per table above.
27 MHz clock output.
Connect to +3.3 V.
IDT™
DVD/MPEG CLOCK SOURCE
2
MK2746
REV C 051310
MK2746
DVD/MPEG CLOCK SOURCE
VCXO AND SYNTHESIZER
External Component Selection
The MK2746 requires a minimum number of external
components for proper operation.
PCB Layout Recommendations
For optimum device performance and lowest output phase
noise, the following guidelines should be observed.
1) The 0.01µF decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible. No vias should be used between decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via. Distance of the ferrite bead and bulk decoupling
from the device is less critical.
2) The external crystal should be mounted just next to the
device with short traces. The X1 and X2 traces should not
be routed next to each other with minimum spaces, instead
they should be separated and away from other traces.
3) To minimize EMI the 33Ω series termination resistor, if
needed, should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers (the ferrite bead and bulk decoupling capacitor can be
mounted on the back). Other signal traces should be routed
away from the MK2746. This includes signal traces just
underneath the device, or on layers adjacent to the ground
plane layer used by the device.
Decoupling Capacitors
Decoupling capacitors of 0.01µF should be connected
between VDD and GND as close to the MK2746 as
possible. For optimum device performance, the decoupling
capacitors should be mounted on the component side of the
PCB. Avoid the use of vias in the decoupling circuit.
Series Termination Resistor
When the PCB traces between the clock outputs and the
loads are over 1 inch, series termination should be used. To
series terminate a 50Ω trace (a commonly used trace
impedance) place a 33Ω resistor in series with the clock line,
as close to the clock output pin as possible. The nominal
impedance of the clock output is 20Ω
.
Crystal Tuning Load Capacitors
For a crystal input, a parallel resonant fundamental mode
crystal should be used. Crystal capacitors must be
connected between each of the pins X1 and X2 to ground.
The value (in pF) of these crystal caps should equal
(CL-6)*2. In this equation CL is equal to the crystal load
capacitance in pF. As an example, for a crystal with an 18 pF
load capacitance, each crystal capacitor would be 24 pF
[(18-6)*2=24].
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the MK2746. These ratings, which are
standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these
or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
Item
Supply Voltage, VDD
All Inputs and Outputs
Ambient Operating Temperature
Storage Temperature
Soldering Temperature
7V
Rating
-0.5 V to VDD+0.5 V
0 to +70° C
-65 to +150° C
260° C
IDT™
DVD/MPEG CLOCK SOURCE
3
MK2746
REV C 051310
MK2746
DVD/MPEG CLOCK SOURCE
VCXO AND SYNTHESIZER
Recommended Operation Conditions
Parameter
Ambient Operating Temperature
Power Supply Voltage (measured in respect to GND)
Min.
0
+3.0
Typ.
Max.
+70
+3.6
Units
°
C
V
DC Electrical Characteristics
VDD=3.3 V ±10%
, Ambient temperature 0 to +70° C, unless stated otherwise
Parameter
Operating Voltage
Input High Voltage
Input Low Voltage
Input High Voltage
Input Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage (CMOS
Level)
Operating Supply Current
Short Circuit Current
Input Capacitance
Nominal Output Impedance
On Chip Pull-up Resistor
Symbol
VDD
V
IH
V
IL
V
IH
V
IL
V
OH
V
OL
V
OH
IDD
I
OS
C
IN
Z
OUT
R
PU
Conditions
input selects
input selects
ICLK
ICLK
I
OH
= -12 mA
I
OL
= 12 mA
I
OH
= -4 mA
No load
Min.
3.0
2.0
Typ.
Max.
3.6
0.8
Units
V
V
V
V
V
V
V
V
(VDD/2)-1
2.4
VDD/2
VDD/2
(VDD/2)+1
0.4
VDD-0.4
40
±70
5
20
mA
mA
pF
kΩ
kΩ
AS1, AS0 pins
PS1 pin
120
510
AC Electrical Characteristics
VDD = 3.3 V ±10%
, Ambient Temperature 0 to +70° C, unless stated otherwise
Parameter
Input Frequency
Output Rise Time
Output Fall Time
Output Clock Duty Cycle
Maximum Output Jitter,
short term, peak to peak
Maximum Output Jitter,
short term, peak to peak
Maximum Output Jitter,
long term, peak to peak
t
OR
t
OF
t
D
t
J
t
J
t
J
20% to 80% of VDD, Note 1
80% to 20% of VDD, Note 1
at VDD/2, Note 1
PCLK output, Note 1
All clocks, except PCLK,
Note 1
1000 cycles, except ACLK,
Note 1
40
Symbol
Conditions
Min.
Typ.
27
1.0
1.0
50
+100
+200
750
Max. Units
MHz
1.8
1.8
60
ns
ns
%
ps
ps
ps
Note 1: Measured with 15 pF Load.
IDT™
DVD/MPEG CLOCK SOURCE
4
MK2746
REV C 051310
MK2746
DVD/MPEG CLOCK SOURCE
VCXO AND SYNTHESIZER
Package Outline and Package Dimensions
(16-pin TSSOP, 4.40 mm Body, 0.65 mm Pitch)
Package dimensions are kept current with JEDEC Publication No. 95
16
Millimeters
Symbol
Min
Max
Inches*
Min
Max
E1
IN D EX
AR EA
E
1
2
D
A
A1
A2
b
C
D
E
E1
e
L
α
aaa
--
1.20
0.05
0.15
0.80
1.05
0.19
0.30
0.09
0.20
4.90
5.1
6.40 BASIC
4.30
4.50
0.65 Basic
0.45
0.75
--
0.10
--
0.047
0.002
0.006
0.032
0.041
0.007
0.012
0.0035 0.008
0.193
0.201
0.252 BASIC
0.169
0.177
0.0256 Basic
0.018
0.030
--
0.004
A
2
A
1
A
*For reference only. Controlling dimensions in mm.
c
-C -
e
b
S E A TIN G
P LA N E
L
aaa
C
Ordering Information
Part / Order Number
MK2746GLF
MK2746GLFT
Marking
MK2746GL
MK2746GL
Shipping Packaging
Tubes
Tape and Reel
Package
16-pin TSSOP
16-pin TSSOP
Temperature
0 to +70° C
0 to +70° C
While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes
no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No
other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications
such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not
recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT
does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.
IDT™
DVD/MPEG CLOCK SOURCE
5
MK2746
REV C 051310
世界杯刺激2010年机顶盒销售
本帖最后由 jameswangsynnex 于 2015-3-3 19:57 编辑 足球世界杯吸引亿万观众收看,有望推动全球电视机顶盒(STB)出货量增长10%,而且球迷青睐高清(HD)机顶盒,以避免错过任何精彩细节。 20 ......
探路者 消费电子
基于FPGA的VGA显示接口的设计
文章描述FPGA与CPLD原理以及VGA显示原理和程序设计与实现。...
eeleader FPGA/CPLD
决定示波器探头价格的主要因素
示波器价格的主要决定因素是带宽和功能。 探头是示波器接触电路的部分,好的探头可以提供测试需要的保真度。 即使无源探头,内部也必须有非常多的无源器件补偿电路(RC网络)。...
安_然 模拟电子
请问wince5下三星2440的定时器准不准
驱动里用定时器来控制采样速率,每625ms采集一次,请问2440的定时器能达到这个精度吗...
hangziming 嵌入式系统
EEWORLD DIY——基于ArduinoUNO的USB电量计
本帖最后由 XinChao 于 2017-12-13 17:50 编辑 EEWORLD DIY—— 基于Arduino UNO的USB电量计 333945 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ 功能简介 可以用来测试 ......
XinChao DIY/开源硬件专区
push message编码问题
最近在研究gsm modem发送wap push,按照网上流传的编码 方式编码后,生成的编码如下 0051000BA1 3158714092F4 00F5A7 86 0B05040B8423F00003030101 29060603AE81EA8DCA 02056A0045C6080 ......
michaeljaung 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2591  820  601  1598  1649  53  17  13  33  34 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved