OXmPCI954 DATA SHEET
Integrated High Performance Quad UARTs,
8-bit Local Bus/Parallel Port.
3.3v PCI/miniPCI interface.
F
EATURES
•
•
•
•
•
•
•
•
•
•
•
•
Software compatible with OX16PCI954
Four 16C950 High performance UART channels
8-bit Pass-through Local Bus (PCI
Bridge)
IEEE1284 Compliant SPP/EPP/ECP parallel port
(with
external transceiver)
Efficient 32-bit, 33MHz, Multi-function target-only PCI
controller, fully compliant to PCI Local Bus specification 3.0,
and PCI Power Management Specification 1.1
PCI and miniPCI Modes
(with CLKRUN# and D3cold
support in miniPCI modes)
UARTs fully software compatible with 16C550-type devices.
UART operation up to 60 MHz via external clock source. Up
to 20MHz with the crystal oscillator.
Baud rates up to 60Mbps in external 1x clock mode and
15Mbps in asynchronous mode.
128-byte deep FIFO per transmitter and receiver
Flexible clock prescaler, from 1 to 31.875
Automated in-band flow control using programmable
Xon/Xoff in both directions
•
•
•
•
•
•
•
•
•
•
•
•
•
Automated out-of-band flow control using CTS#/RTS#
and/or DSR#/DTR#
Arbitrary trigger levels for receiver and transmitter FIFO
interrupts and automatic in-band and out-of-band flow
control
Infra-red (IrDA) receiver and transmitter operation
9-bit data framing, as well as 5,6,7 and 8 bits
Detection of bad data in the receiver FIFO
Global Interrupt Status and readable FIFO levels to facilitate
implementation of efficient device drivers.
Local registers to provide status/control of device functions.
12 multi-purpose I/O pins, which can be configured as input
interrupt pins or ‘wake-up’.
Auto-detection of a wide range of optional Microwire
TM
compatible EEPROMs, to re-configure device parameters.
Function access, to pre-configure each function prior to
handover to generic device drivers.
Operation via IO or memory mapping.
3.3V operation (5v tolerance on selected I/Os)
160 LQFP package
D
ESCRIPTION
The OXmPCI954 is a single chip solution for PCI and mini-
PCI based serial and parallel expansion add-in cards. It is
a dual function PCI device, where function 0 offers four
ultra-high performance OX16C950 UARTs, and function 1
is configurable either as an 8-bit Local Bus or a bi-
directional parallel port.
Each UART channel in the OXmPCI954 is the fastest
available PC-compatible UART, offering data rates up to
15Mbps and 128-byte deep transmitter and receiver FIFOs.
The deep FIFOs reduce CPU overhead and allow
utilisation of higher data rates. Each UART channel is
software compatible with the widely used industry-standard
16C550 devices (and compatibles), as well as the
OX16C95x family of high performance UARTs. In addition
to increased performance and FIFO size, the UARTs also
provide the full set of OX16C95x enhanced features
including automated in-band flow control, readable FIFO
levels etc.
To enhance device driver efficiency and reduce interrupt
latency, internal UARTs have multi-port features such as
shadowed FIFO fill levels, a global interrupt source register
and Good-Data Status, readable in four adjacent DWORD
registers visible to logical functions in I/O space and
memory space.
Expansion of serial cards beyond four channels is possible
using the 8-bit pass-through Local Bus function. The
Oxford Semiconductor Ltd.
25 Milton Park, Abingdon, Oxon, OX14 4SH, UK
Tel: +44 (0)1235 824900
Fax: +44(0)1235 821141
addressable space can be increased up to 256 bytes, and
divided into four chip-select regions. This flexible
expansion scheme caters for cards with up to 20 serial
ports using external 16C950, 16C952, 16C954 or
compatible devices, or composite applications such as
combined serial and parallel port expansion cards. Serial
port cards with up to 20 ports (or with 4 serial ports and a
parallel port) can be designed without redefining any
device or timing parameters.
The parallel port is an IEEE 1284 compliant SPP/EPP/
ECP parallel port that fully supports the existing Centronics
interface. The parallel port can be enabled in place of the
Local Bus. An
external bus transceiver is required for 5V
parallel port operation.
For applications that do not require the local bus, or the
parallel port, card designers can assign a Subsystem
Vendor ID and a Subsystem ID directly using 32 input pins.
For full flexibility, all the default configuration register
values can be overwritten using an optional Microwire
TM
compatible serial EEPROM. This EEPROM can also be
used to provide
function access
to pre-configure each
UART into enhanced modes or pre-configure devices on
the local bus/parallel port, prior to any PCI configuration
accesses and before control is handed to (generic) device
drivers.
Oxford Semiconductor 2003
OXmPCI954 DataSheet Rev 1.0 – June 2003
Part No. OXmPCI954-TQ-A
OXFORD SEMICONDUCTOR LTD.
OXmPCI954
3
B
LOCK
D
IAGRAM
MODE[2:0]
FIFOSEL
MIO[11]*
Config.
Interface
SOUT{3:0]
SIN[3:0]
* MIO[11] is a mode selection pin, in the Enhanced Mode.
Function 0
Quad
UARTs
RTS[3:0]
DTR{3:0]
CTS{3:0]
DSR{3:0]
DCD{3:0]
AD[31:0]
C/BE[3:0]#
PCI_CLK
FRAME#
DEVSEL#
IRDY#
TRDY#
STOP#
PAR
SERR#
PERR#
IDSEL
RESET#
INTA#
INTB#/CLKRUN#
PME#
PCI
(miniPCI)
Interface
Interface Data / Control Bus
RI{3:0]
Interrupt
Logic
MIO Pins
MIO[11:0]*
PD[7:0]
ACK#
PE
BUSY
Parallel Port
SLCT
ERR#
SLIN#
INIT#
AFD#
XTLI
XTLO
UART_Clk_Out
Local_Bus Clk
Clock &
Baud Rate
Generator
Function 1
STB#
LBA7:0]
LBCS[3:0]
LBD[7:0]
EE_DI
EE_CS
EE_CK
EE_DO
EEPROM
Interface
Local Bus
LBWR#
LBRD#
LBRST
DATA_DIR
OXmPCI954 Block Diagram
Data Sheet Revision 1.0
Page 9
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
