电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TN2124ND

产品描述240V, N-CHANNEL, Si, SMALL SIGNAL, MOSFET
产品类别分立半导体    晶体管   
文件大小30KB,共4页
制造商Microchip(微芯科技)
官网地址https://www.microchip.com
下载文档 详细参数 选型对比 全文预览

TN2124ND概述

240V, N-CHANNEL, Si, SMALL SIGNAL, MOSFET

TN2124ND规格参数

参数名称属性值
厂商名称Microchip(微芯科技)
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性HIGH INPUT IMPEDANCE
配置SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压240 V
最大漏源导通电阻15 Ω
FET 技术METAL-OXIDE SEMICONDUCTOR
最大反馈电容 (Crss)5 pF
JESD-30 代码X-XUUC-N
JESD-609代码e0
元件数量1
工作模式ENHANCEMENT MODE
封装主体材料UNSPECIFIED
封装形状UNSPECIFIED
封装形式UNCASED CHIP
峰值回流温度(摄氏度)NOT SPECIFIED
极性/信道类型N-CHANNEL
认证状态Not Qualified
表面贴装YES
端子面层TIN LEAD
端子形式NO LEAD
端子位置UPPER
处于峰值回流温度下的最长时间NOT SPECIFIED
晶体管应用SWITCHING
晶体管元件材料SILICON

TN2124ND文档预览

TN2124
Low Threshold
N-Channel Enhancement-Mode
Vertical DMOS FETs
Ordering Information
BV
DSS
/
BV
DGS
240V
R
DS(ON)
(max)
15Ω
V
GS(th)
(max)
2.0V
Order Number / Package
TO-236AB*
TN2124K1
Die
TN2124ND
Product marking for SOT-23:
N1Cp
where
p
= 2-week alpha date code
*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.
Features
Free from secondary breakdown
Low power drive requirement
Ease of paralleling
Low C
ISS
and fast switching speeds
Excellent thermal stability
Integral Source-Drain diode
High input impedance and high gain
Complementary N- and P-channel devices
Advanced DMOS Technology
These enhancement-mode (normally-off) transistors utilize a
vertical DMOS structure and Supertex’s well-proven silicon-gate
manufacturing process. This combination produces devices with
the power handling capabilities of bipolar transistors and with the
high input impedance and positive temperature coefficient inher-
ent in MOS devices. Characteristic of all MOS structures, these
devices are free from thermal runaway and thermally-induced
secondary breakdown.
Supertex vertical DMOS FETs are ideally suited to a wide range
of switching and amplifying applications where high breakdown
voltage, high input impedance, low input capacitance, and fast
switching speeds are desired.
Applications
Logic level interfaces – ideal for TTL and CMOS
Solid state relays
Battery operated systems
Photo voltaic drives
Analog switches
General purpose line drivers
Telecom switches
Drain
Package Options
Absolute Maximum Ratings
Drain-to-Source Voltage
Drain-to-Gate Voltage
Gate-to-Source Voltage
Operating and Storage Temperature
Soldering Temperature*
*
Distance of 1.6 mm from case for 10 seconds.
7-75
BV
DSS
BV
DGS
±
20V
-55°C to +150°C
300°C
Note: See Package Outline section for dimensions.
Gate
Source
TO-236AB
(SOT-23)
top view
TN2124
Thermal Characteristics
Package
TO-236AB
I
D
(continuous)*
134mA
I
D
(pulsed)
250mA
Power Dissipation
@ T
A
= 25
°
C
0.36W
θ
jc
°
C/W
200
θ
ja
°
C/W
350
I
DR
*
134mA
I
DRM
250mA
*
I
D
(continuous) is limited by max rated T
j
.
Electrical Characteristics
(@ 25°C unless otherwise specified)
Symbol
BV
DSS
V
GS(th)
∆V
GS(th)
I
GSS
I
DSS
Parameter
Drain-to-Source Breakdown Voltage
Gate Threshold Voltage
Change in V
GS(th)
with Temperature
Gate Body Leakage
Zero Gate Voltage Drain Current
0.1
Min
240
0.8
2.0
-5.5
100
1
100
I
D(ON)
R
DS(ON)
∆R
DS(ON)
G
FS
C
ISS
C
OSS
C
RSS
t
d(ON)
t
r
t
d(OFF)
t
f
V
SD
t
rr
ON-State Drain Current
Static Drain-to-Source
ON-State Resistance
Change in R
DS(ON)
with Temperature
Forward Transconductance
Input Capacitance
Common Source Output Capacitance
Reverse Transfer Capacitance
Turn-ON Delay Time
Rise Time
Turn-OFF Delay Time
Fall Time
Diode Forward Voltage Drop
Reverse Recovery Time
400
100
0.7
170
38
9
3
4
2
7
9
50
15
5
7
5
10
12
1.8
V
ns
I
SD
= 120mA, V
GS
= 0V
I
SD
= 120mA, V
GS
= 0V
ns
V
DD
= 25V
I
D
= 140mA
R
GEN
= 25Ω
pF
V
GS
= 0V, V
DS
= 25V, f = 1MHz
140
30
15
1.0
Typ
Max
Unit
V
V
mV/°C
nA
µA
µA
mA
%/°C
m
Conditions
I
D
= 1mA, V
GS
= 0V
V
GS
= V
DS
, I
D
= 1mA
I
D
= 1mA, V
GS
= V
DS
V
GS
=
±20V,
V
DS
= 0V
V
GS
= 0V, V
DS
= Max Rating
V
GS
= 0V, V
DS
= 0.8 Max Rating
T
A
= 125°C
V
GS
= 4.5V, V
DS
= 25V
V
GS
= 3V, I
D
= 25mA
V
GS
= 4.5V, I
D
= 120mA
I
D
= 120mA, V
GS
= 4.5V
V
DS
= 25V, I
D
= 120mA
Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
Switching Waveforms and Test Circuit
V
DD
10V
90%
INPUT
0V
10%
t
(ON)
t
d(ON)
V
DD
OUTPUT
0V
90%
90%
t
r
t
(OFF)
t
d(OFF)
t
F
D.U.T.
10%
10%
INPUT
PULSE
GENERATOR
R
gen
R
L
OUTPUT
7-76
TN2124
Typical Performance Curves
Output Characteristics
2.0
1.0
Saturation Characteristics
1.6
0.8
VGS = 10V
8V
6V
4V
3V
I
D
(amperes)
8V
6V
0.8
4V
I
D
(amperes)
1.2
VGS = 10V
0.6
0.4
3V
0.4
2V
0
0
10
20
30
40
50
0
0
2
4
6
8
10
0.2
2V
V
DS
(volts)
Transconductance vs. Drain Current
1.0
1.0
V
DS
(volts)
Power Dissipation vs. Temperature
0.8
0.8
G
FS
(siemens)
0.4
-55°C
P
D
(watts)
0.6
VDS= 25V
0.6
0.4
SOT-23
0.2
25°C
TA= 125°C
0
0.2
0.4
0.6
0.8
1.0
0.2
0
0
0
25
50
75
100
125
150
I
D
(amperes)
Maximum Rated Safe Operating Area
1.0
1.0
T
A
(
°
C)
Thermal Response Characteristics
SOT-23 (pulsed)
Thermal Resistance (normalized)
0.8
I
D
(amperes)
0.1
0.6
SOT-23 (DC)
0.01
0.4
0.2
SOT-23
T
A
= 25°C
P
D
= 0.36W
TA= 25°C
0.001
0
10
100
1000
0
0.001
0.01
0.1
1
10
V
DS
(volts)
t
p
(seconds)
7-77
TN2124
Typical Performance Curves
BV
DSS
Variation with Temperature
50
1.1
40
On-Resistance vs. Drain Current
V
GS
= 3V
BV
DSS
(normalized)
R
DS(ON)
(ohms)
30
1.0
20
V
GS
= 4.5V
10
0.9
0
-50
0
50
100
150
0
0.2
0.4
0.6
0.8
1.0
T
j
(
°
C)
Transfer Characteristics
1.0
1.4
0.8
I
D
(amperes)
V
TH
and R
DS
Variation with Temperature
2.0
R
DS(ON)
@ 4.5V, 120mA
1.6
125°C
25°C
1.2
1.2
1.0
0.8
0.8
0.6
0.4
V
DS
= 25V
0.2
0.6
0
0
2
4
6
8
10
-50
0
V
GS(th)
@ 1mA
0.4
0
50
100
150
V
GS
(volts)
Capacitance vs. Drain-to-Source Voltage
100
10
T
j
(
°
C)
Gate Drive Dynamic Characteristics
8
75
C (picofarads)
V
GS
(volts)
f = 1MHz
50
6
4
C
ISS
25
V
DS
= 10V
100pF
V
DS
= 40V
2
C
RSS
0
0
10
20
C
OSS
0
30
40
0
32 pF
0.2
0.4
0.6
0.8
1.0
V
DS
(volts)
Q
G
(nanocoulombs)
7-78
R
DS(ON)
(normalized)
V
GS(th)
(normalized)
T
A
= -55°C
I
D
(amperes)

TN2124ND相似产品对比

TN2124ND
描述 240V, N-CHANNEL, Si, SMALL SIGNAL, MOSFET
厂商名称 Microchip(微芯科技)
Reach Compliance Code compliant
ECCN代码 EAR99
其他特性 HIGH INPUT IMPEDANCE
配置 SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压 240 V
最大漏源导通电阻 15 Ω
FET 技术 METAL-OXIDE SEMICONDUCTOR
最大反馈电容 (Crss) 5 pF
JESD-30 代码 X-XUUC-N
JESD-609代码 e0
元件数量 1
工作模式 ENHANCEMENT MODE
封装主体材料 UNSPECIFIED
封装形状 UNSPECIFIED
封装形式 UNCASED CHIP
峰值回流温度(摄氏度) NOT SPECIFIED
极性/信道类型 N-CHANNEL
认证状态 Not Qualified
表面贴装 YES
端子面层 TIN LEAD
端子形式 NO LEAD
端子位置 UPPER
处于峰值回流温度下的最长时间 NOT SPECIFIED
晶体管应用 SWITCHING
晶体管元件材料 SILICON

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1424  255  2926  1543  594  22  4  6  58  20 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved