电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SST404-T1-E3

产品描述Small Signal Field-Effect Transistor, 2-Element, N-Channel, Silicon, Junction FET, LEAD FREE, SOIC-8
产品类别分立半导体    晶体管   
文件大小77KB,共6页
制造商Vishay(威世)
官网地址http://www.vishay.com
下载文档 详细参数 选型对比 全文预览

SST404-T1-E3概述

Small Signal Field-Effect Transistor, 2-Element, N-Channel, Silicon, Junction FET, LEAD FREE, SOIC-8

SST404-T1-E3规格参数

参数名称属性值
厂商名称Vishay(威世)
零件包装代码SOT
包装说明SMALL OUTLINE, R-PDSO-G8
针数8
Reach Compliance Codeunknown
其他特性LOW NOISE
配置SEPARATE, 2 ELEMENTS
FET 技术JUNCTION
最大反馈电容 (Crss)3 pF
JESD-30 代码R-PDSO-G8
元件数量2
端子数量8
工作模式DEPLETION MODE
封装主体材料PLASTIC/EPOXY
封装形状RECTANGULAR
封装形式SMALL OUTLINE
极性/信道类型N-CHANNEL
认证状态Not Qualified
表面贴装YES
端子形式GULL WING
端子位置DUAL
晶体管应用SWITCHING
晶体管元件材料SILICON

文档预览

下载PDF文档
SST/U401 Series
Vishay Siliconix
Monolithic N-Channel JFET Duals
SST404
SST406
PRODUCT SUMMARY
Part Number
U401
SST/U404
SST/U406
U401
U404
U406
V
GS(off)
(V)
–0.5 to –2.5
–0.5 to –2.5
–0.5 to –2.5
V
(BR)GSS
Min (V)
–40
–40
–40
g
fs
Min (mS)
1
1
1
I
G
Typ (pA)
–2
–2
–2
jV
GS1
– V
GS2
j
Max (mV)
5
15
40
FEATURES
D
D
D
D
D
D
Monolithic Design
High Slew Rate
Low Offset/Drift Voltage
Low Gate Leakage: 2 pA
Low Noise
High CMRR: 102 dB
BENEFITS
D
D
D
D
D
D
Tight Differential Match vs. Current
Improved Op Amp Speed, Settling Time Accuracy
Minimum Input Error/Trimming Requirement
Insignificant Signal Loss/Error Voltage
High System Sensitivity
Minimum Error with Large Input Signal
APPLICATIONS
D
Wideband Differential Amps
D
High-Speed,Temp-Compensated,
Single-Ended Input Amps
D
High-Speed Comparators
D
Impedance Converters
DESCRIPTION
The SST/U401 series of high-performance monolithic dual
JFETs features extremely low noise, tight offset voltage and
low drift over temperature specifications, and is targeted for
use in a wide range of precision instrumentation applications.
This series has a wide selection of offset and drift
specifications with the U401 featuring a 5-mV offset and
10-mV/_C drift.
The U series, hermetically sealed TO-71 package is available
with full military processing (see Military Information). The SST
series SO-8 package provides ease of manufacturing, and the
symmetrical pinout prevents improper orientation. The SO-8
package is available with tape-and-reel options for
compatibility with automatic assembly methods (see
Packaging Information).
For similar high-gain products in TO-78 packaging, see the
2N5911/5912 data sheet.
TO-71
Narrow Body SOIC
S
1
D
1
G
1
NC
1
2
3
4
8
7
6
5
NC
G
2
D
2
S
2
G
1
Top View
SST404, SST406
Top View
U401, U404, U406
D
1
2
3
4
S
2
S
1
1
6
5
G
2
D
2
ABSOLUTE MAXIMUM RATINGS
Gate-Drain, Gate-Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40 V
Gate Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 mA
Lead Temperature (
1
/
16
” from case for 10 sec.) . . . . . . . . . . . . . . . . . . . 300_C
Storage Temperature :
U Prefix . . . . . . . . . . . . . . . . . . . . . –65 to 200_C
SST Prefix . . . . . . . . . . . . . . . . . . . –55 to 150_C
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . –55 to 150_C
Power Dissipation :
Per Side
a
. . . . . . . . . . . . . . . . . . . . . . . . 300 mW
Total
b
. . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
Notes
a. Derate 2.4 mW/_C above 25_C
b. Derate 4 mW/_C above 25_C
For applications information see AN106.
Document Number: 70247
S-04031—Rev. F, 04-Jun-01
www.vishay.com
8-1

SST404-T1-E3相似产品对比

SST404-T1-E3 SST404-E3 SST406-E3
描述 Small Signal Field-Effect Transistor, 2-Element, N-Channel, Silicon, Junction FET, LEAD FREE, SOIC-8 Small Signal Field-Effect Transistor, 2-Element, N-Channel, Silicon, Junction FET, LEAD FREE, SOIC-8 Small Signal Field-Effect Transistor, 2-Element, N-Channel, Silicon, Junction FET, LEAD FREE, SOIC-8
零件包装代码 SOT SOT SOT
包装说明 SMALL OUTLINE, R-PDSO-G8 SMALL OUTLINE, R-PDSO-G8 SMALL OUTLINE, R-PDSO-G8
针数 8 8 8
Reach Compliance Code unknown unknown unknown
其他特性 LOW NOISE LOW NOISE LOW NOISE
配置 SEPARATE, 2 ELEMENTS SEPARATE, 2 ELEMENTS SEPARATE, 2 ELEMENTS
FET 技术 JUNCTION JUNCTION JUNCTION
最大反馈电容 (Crss) 3 pF 3 pF 3 pF
JESD-30 代码 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8
元件数量 2 2 2
端子数量 8 8 8
工作模式 DEPLETION MODE DEPLETION MODE DEPLETION MODE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
极性/信道类型 N-CHANNEL N-CHANNEL N-CHANNEL
认证状态 Not Qualified Not Qualified Not Qualified
表面贴装 YES YES YES
端子形式 GULL WING GULL WING GULL WING
端子位置 DUAL DUAL DUAL
晶体管应用 SWITCHING SWITCHING SWITCHING
晶体管元件材料 SILICON SILICON SILICON
Base Number Matches - 1 1

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 870  1510  2050  910  2541  21  9  45  23  20 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved