ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
Available in QSOP, TSSOP, SOIC, and PDIP Packages
generate little or no noise of their own while providing a low resistance path
for an external driver. These devices connect input and output ports through
an n-channel FET. When the gate-to-source junction of this FET is
adequately forward-biased the device conducts and the resistance between
input and output ports is small. Without adequate bias on the gate-to-source
junction of the FET, the FET is turned off, therefore with no V
CC
applied, the
device has hot insertion capability.
The low on-resistance and simplicity of the connection between input and
output ports reduces the delay in this path to close to zero.
The FST32383 integrates terminating resistors in the device, thus
eliminating the need for external 25Ω series resistors.
The FST32383 provides four 5-bit TTL-compatible ports that support 2
way bus exchange. The BX pin controls the bus exchange and the
BE
pin
serves as the enable pin.
DESCRIPTION:
The FST32383 belongs to IDT's family of Bus Switches. Bus switch
devices perform the function of connecting or isolating two ports without
providing any inherent current sink or source capability. Thus they
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
BE
1
2
3
4
5
6
7
8
9
10
11
12
P24-1
SO24-2
SO24-8
SO24-9
24
23
22
21
20
19
18
17
16
15
14
13
Vcc
D
4
B
4
A
4
C
4
D
3
B
3
A
3
C
3
D
2
B
2
BX
A
0
C
0
C
0
A
0
B
0
B
0
D
0
D
0
C
1
A
4
C
4
A
1
B
1
D
1
B
4
D
4
C
2
A
2
B
X
BE
GND
PDIP/ SOIC/ QSOP/ TSSOP
TOP VIEW
COMMERCIAL TEMPERATURE RANGE
1
c
1999 Integrated Device Technology, Inc.
OCTOBER 1999
DSC-5526/-
IDT74FST32383
OCTAL BUS EXCHANGE SWITCH
COMMERCIAL TEMPERATURE RANGE
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
TERM(2)
T
STG
I
OUT
Rating
Terminal Voltage with Respect to GND
Storage Temperature
Maximum Continuous Channel Current
Max.
–0.5 to +7
–65 to +150
128
Unit
V
°C
mA
FST LINK
PIN DESCRIPTION
Pin Names
A
0-4
, B
0-4
C
0-4
, D
0-4
BE
BX
I/O
I/O
I/O
I
I
Description
Buses A, B
Buses C, D
Bus Switch Enable (Active LOW)
Bus Exchange
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
2. Vcc, Control, and Switch terminals.
FUNCTION TABLE
BE
H
L
L
BX
X
L
H
A
0-4
Hi-Z
C
0-4
D
0-4
(1)
B
0-4
Hi-Z
D
0-4
C
0-4
Description
Disconnect
Connect
Exchange
CAPACITANCE
(1)
Conditions
(2)
Switch Off
Typ.
4
Unit
pF
pF
Symbol
Parameter
C
IN
Control Input Capacitance
C
I/O
Switch Input/Output
Capacitance
NOTE:
1. H = HIGH Voltage level
L = LOW Voltage Level
X = Don’t Care
Z = High-Impedence
NOTES:
1. Capacitance is characterized but not tested.
2. T
A
= 25°C, f = 1MHz, V
IN
= 0V, V
OUT
= 0V
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Conditions: T
A
= -40°C to +85°C, V
CC
= 5.0V ±5%
Symbol
V
IH
V
IL
I
IH
I
IL
I
OZH
I
OZL
I
OS
V
IK
R
ON
Parameter
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input LOW Voltage
High Impedance Output Current
(3-State Output pins)
Short Circuit Current
Clamp Diode Voltage
Switch On Resistance
(4)
V
CC
= Max., V
O
= GND
(3)
V
CC
= Min., I
IN
= –18mA
V
CC
= Min., V
IN
= 0.0V,
I
ON
= 30mA
V
CC
= Min., V
IN
= 2.4V,
I
ON
= 15mA
V
CC
= 0V, V
IN
or V
O
≤
4.5V
V
CC
= Max., V
I
= GND or V
CC
V
CC
= Max.
Test Conditions
(1)
Guaranteed Logic HIGH for Control Inputs
Guaranteed Logic LOW for Control Inputs
V
CC
= Max.
V
I
= V
CC
V
I
= GND
V
O
= V
CC
V
O
= GND
Min.
2
—
—
—
—
—
—
—
17
20
—
—
Typ.
(2)
—
—
—
—
—
—
300
–
0.7
Max.
—
0.8
±1
±1
±1
±1
—
–
1.2
Unit
V
V
µA
µA
mA
V
Ω
Ω
µA
µA
FCT LINK
28
35
—
0.1
40
48
±1
3
I
OFF
I
CC
Input/Output Power Off Leakage
Quiescent Power Supply Current
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. Measured by voltage drop between ports at indicated current through the switch.
2
IDT74FST32383
OCTAL BUS EXCHANGE SWITCH
COMMERCIAL TEMPERATURE RANGE
POWER SUPPLY CHARACTERISTICS
Symbol
∆I
CC
I
CCD
Parameter
Quiescent Power Supply Current
TTL Inputs HIGH
Dynamic Power Supply Current
(4)
Test Conditions
(1)
V
CC
= Max.
V
IN
= 3.4V
(3)
V
CC
= Max.
Outputs Open
Enable Pin Toggling
50% Duty Cycle
V
CC
= Max.
Outputs Open
Enable Pin Toggling
(10 Switches Toggling)
fi = 10MHz
50% Duty Cycle
Min.
—
—
Typ.
(2)
0.5
30
Max.
1.5
40
Unit
mA
µ A/
MHz/
Switch
mA
V
IN
= V
CC
V
IN
= GND
I
C
Total Power Supply Current
(6)
V
IN
= V
CC
V
IN
= GND
V
IN
= 3.4
V
IN
= GND
—
3
4
—
3.3
4.8
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Per TTL driven input (V
IN
= 3.4V). All other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
CC
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
∆I
CC
D
H
N
T
+ I
CCD
(f
i
N)
I
CC
= Quiescent Current
∆I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
i
= Input Frequency
N = Number of Switches Toggling at f
i
All currents are in milliamps and all frequencies are in megahertz.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Conditions: T
A
= -40°C to +85°C, V
CC
= 5.0V ±5%
Symbol
t
PLH
t
PHL
t
BX
t
PZH
t
PZL
t
PHZ
t
PLZ
|Q
CI
|
|Q
CDI
|
Description
Data Propagation Delay
Ai to Ci, Di Bi to Ci, Di
(3,4)
Switch Multiplex Delay
BX to Ai, Bi, Ci, Di
Switch Turn on Delay
BE to Ai, Bi, Ci, Di
Switch Turn off Delay
BE to Ai, Bi
(3)
Charge Injection, Typical
(5,7)
Charge Injection, Typical
(6,7)
Condition
(1)
C
L
= 50pF
R
L
= 500Ω
Min.
(2)
—
1.5
1.5
1.5
—
—
Typ.
—
—
—
—
1.5
0.5
Max.
1.25
7.5
7.5
5.5
—
—
Unit
ns
ns
ns
ns
pC
NOTES:
1. See test circuit and waveforms.
2. Minimum limits guaranteed but not tested.
3. This parameter is guaranteed by design but not tested.
4. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant
for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals,
it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on
the driving side of the switch and its interaction with the load on the driven side.
5. Measured at switch turn off, load = 50 pF in parallel with 10 MΩ scope probe, V
IN
= 0.0 volts.
6. Measured at switch turn off through bus multiplexer, (e.g.- A to C = >A to D), load = 50 pF in parallel with 10 MΩ scope probe, V
IN
at A = 0.0 volts. Charge
injection is reduced because the injection from the turn off of the A to C switch is compensated by the turn on of the B to C switch.
7. Characterized parameter. Not 100% tested.
3
IDT74FST32383
OCTAL BUS EXCHANGE SWITCH
COMMERCIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
TEST CIRCUITS FOR ALL OUTPUTS
V
CC
500
Ω
V
IN
Pulse
Generator
D.U.T.
50pF
R
T
SWITCH POSITION
Test
Switch
Closed
Open
FCT LINK
7.0V
Open Drain
Disable Low
Enable Low
All Other Tests
V
OUT
500
Ω
C
L
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termination resistance: should be equal to Z
OUT
of the Pulse
Generator.
O ctal lin k
SET-UP, HOLD, AND RELEASE TIMES
DATA
INPUT
t
SU
TIM ING
INPUT
ASYNCHRONOUS C ONTROL
PRES ET
CLEAR
ETC.
SYNCHRO NOUS CONTRO L
PRES ET
CLEAR
CLOCK ENABLE
ETC.
t
REM
t
H
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
O ctal lin k
PULSE WIDTH
LO W -HIGH-LOW
PULSE
t
W
HIGH-LOW -HIGH
PULSE
O ctal lin k
1.5V
1.5V
t
SU
t
H
PROPAGATION DELAY
SAM E PHASE
INPUT TRANSITION
t
PLH
OUTPUT
t
PLH
OPPOSITE P HASE
INPUT TRANSITION
t
PH L
t
PH L
3V
1.5V
0V
V
OH
1.5V
V
OL
3V
1.5V
0V
O ctal lin k
ENABLE AND DISABLE TIMES
ENAB LE
DISA BLE
3V
CO NTROL
INPUT
t
PZL
OUTPUT
NO RM A LLY
LO W
SW ITCH
CLOSE D
t
PZH
OUTPUT
NO RM A LLY
HIGH
SW ITCH
OPEN
3.5V
1.5V
0.3V
t
PHZ
0.3V
1.5V
0V
0V
O ctal lin k
1.5V
t
PLZ
0V
3.5V
V
OL
V
OH
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-
HIGH
2. Pulse Generator for All Pulses: Rate
≤
1.0MHz; t
F
≤
2.5ns; t
R
≤
2.5ns
4
IDT74FST32383
OCTAL BUS EXCHANGE SWITCH
COMMERCIAL TEMPERATURE RANGE
ORDERING INFORMATION
ID T
XX
Temp. Range
FST
XX
Device Type
X
Package
P
SO
Q
PG
32383
Plastic DIP (P24-1)
Small O utline IC (SO24-2)
Quarter-size Small O utline Package (SO 24-8)
Thin-Shrink Sm all O utline Package (SO24-9)
Octal Bus Exchange Switch
74
−
40
°
C to +85
°
C
CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054
for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*
*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
