Bus Driver, CBTLV/3B Series, 1-Func, 10-Bit, True Output, PDSO24, SSOP-24
IDT74CBTLVR3384PYG规格参数
参数名称
属性值
是否无铅
不含铅
是否Rohs认证
符合
厂商名称
IDT (Integrated Device Technology)
零件包装代码
SSOP
包装说明
SSOP-24
针数
24
Reach Compliance Code
compliant
系列
CBTLV/3B
JESD-30 代码
R-PDSO-G24
JESD-609代码
e3
长度
8.2 mm
逻辑集成电路类型
BUS DRIVER
湿度敏感等级
1
位数
10
功能数量
1
端口数量
2
端子数量
24
最高工作温度
85 °C
最低工作温度
-40 °C
输出特性
3-STATE
输出极性
TRUE
封装主体材料
PLASTIC/EPOXY
封装代码
SSOP
封装形状
RECTANGULAR
封装形式
SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）
260
传播延迟（tpd）
1.5 ns
认证状态
Not Qualified
座面最大高度
2 mm
最大供电电压 (Vsup)
3.6 V
最小供电电压 (Vsup)
2.3 V
标称供电电压 (Vsup)
2.5 V
表面贴装
YES
温度等级
INDUSTRIAL
端子面层
MATTE TIN
端子形式
GULL WING
端子节距
0.65 mm
端子位置
DUAL
处于峰值回流温度下的最长时间
30
宽度
5.3 mm
IDT74CBTLVR3384PYG文档预览
IDT74CBTLVR3384
LOW-VOLTAGE 10-BIT BUS SWITCH
INDUSTRIAL TEMPERATURE RANGE
LOW-VOLTAGE 10-BIT
BUS SWITCH
IDT74CBTLVR3384
FEATURES:
•
•
•
•
•
Isolation Under Power-Off Conditions
Over-voltage tolerant
Latch-up performance exceeds 100mA
V
CC
= 2.3V - 3.6V, normal range
ESD >2000V per MIL-STD-883, Method 3015; >200V using
machine model (C = 200pF, R = 0)
• Available in SSOP, QSOP, and TSSOP packages
DESCRIPTION:
The CBTLVR3384 is a ten bit high-speed bus switch. It adds an internal
series resistor with each switch to reduce reflection noise in high speed
applications. When closed, the switch acts as a source (series) termination for
the driver connected to it.
The device is organized as dual 5-bit bus switches with separate output-
enable (OE) inputs, to allow use as two 5-bit bus switches or one 10-bit bus
switch. When
OE
is low, the associated 5-bit bus switch is on and A port is
connected to B port. When
OE
is high, the switch is open, and a high-impedance
state exists between the two ports.
To ensure the high-impedance state during power up or power down,
OE
should be tied to V
CC
through a pullup resistor; the minimum value of the resistor
is determined by the current-sinking capability of the driver.
APPLICATIONS:
• 3.3V High Speed Bus Switching and Bus Isolation
FUNCTIONAL BLOCK DIAGRAM
1A1
3
SW
2
1B1
SIMPLIFIED SCHEMATIC, EACH
SWITCH
1A5
11
SW
10
1B5
1
1OE
A
B
2A1
14
SW
15
2B1
2A5
22
SW
10
2B5
OE
2OE
13
INDUSTRIAL TEMPERATURE RANGE
1
c
2002 Integrated Device Technology, Inc.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
AUGUST 2002
DSC-5395/9
IDT74CBTLVR3384
LOW-VOLTAGE 10-BIT BUS SWITCH
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
CC
V
I
I
IK
T
STG
Description
Supply Voltage Range
Input Voltage Range
Continuous Channel Current
Input Clamp Current, V
I/O
< 0
Storage Temperature Range
Max.
–0.5 to 4.6
–0.5 to 4.6
128
–50
–65 to +150
Unit
V
V
mA
mA
°C
1OE
1B
1
1A
1
1A
2
1B
2
1B
3
1A
3
1A
4
1B
4
1B
5
1A
5
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
V
CC
2B
5
2A
5
2A
4
2B
4
2B
3
2A
3
2A
2
2B
2
2B
1
2A1
2OE
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
FUNCTION TABLE
(1)
Inputs
1OE
L
L
H
H
2OE
L
H
L
H
Inputs/Outputs
1B1-1B5
2B1-2B5
1A1-1A5
1A1-1A5
Z
Z
2A1-2A5
Z
2A1-2A5
Z
SSOP/ QSOP/ TSSOP
TOP VIEW
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High Impedance
OPERATING CHARACTERISTICS
(1)
Symbol
V
CC
V
IH
V
IL
T
A
Parameter
Supply Voltage
High-Level Control Input Voltage
Low-Level Control Input Voltage
Operating Free-Air Temperature
V
CC
= 2.3V to 2.7V
V
CC
= 2.7V to 3.6V
V
CC
= 2.3V to 2.7V
V
CC
= 2.7V to 3.6V
NOTE:
1. All unused control inputs of the device must be held at V
CC
or GND to ensure proper device operation.
Test Conditions
Min.
2.3
1.7
2
—
—
–40
Max.
3.6
—
—
0.7
0.8
+85
Unit
V
V
V
°C
2
IDT74CBTLVR3384
LOW-VOLTAGE 10-BIT BUS SWITCH
INDUSTRIAL TEMPERATURE RANGE
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Condition: T
A
= –40°C to +85°C
Symbol
V
IK
I
I
I
OZ
I
OFF
I
CC
ΔI
CC(2)
C
I
C
IO(OFF)
Max. at V
CC
= 2.3V
Typ. at V
CC
= 2.5V
R
ON(3)
V
CC
= 3V
V
I
= 2.4V
V
I
= 1.7V
V
I
= 0
Control Inputs
Control Inputs
Parameter
Control Inputs, Data I/O
Control Inputs
Data I/O
Test Conditions
V
CC
= 3V, I
I
= –18mA
V
CC
= 3.6V, V
I
= V
CC
or GND
V
CC
= 3.6V, V
O
= 0V or 3.6V switch disabled
V
CC
= 0V, V
I
or V
O
= 0V to 3.6V
V
CC
= 3.6V, I
O
= 0, V
I
= V
CC
or GND
V
CC
= 3.6V, one input at 3V, other inputs at V
CC
or GND
V
I
= 3V or 0
V
O
= 3V or 0,
OE
= V
CC
V
I
= 0
I
O
= 64mA
I
O
= 24mA
I
O
= 15mA
I
O
= 64mA
I
O
= 24mA
I
O
= 15mA
Min.
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Typ.
(1)
—
—
—
—
—
—
4
7
30
30
36
30
30
32
Max.
–1.2
±1
5
10
10
300
—
—
47
47
80
42
42
47
Ω
Unit
V
µA
µA
µA
µA
µA
pF
pF
NOTES:
1. Typical values are at 3.3V, +25°C ambient.
2. The increase in supply current is attributable to each input that is at the specified voltage level rather than V
CC
or GND.
3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages
of the two (A or B) terminals.
SWITCHING CHARACTERISTICS
V
CC
= 2.5V ± 0.2V
Symbol
t
PD(1)
t
EN
t
DIS
Propagation Delay
A to B or B to A
Output Enable Time
OE
to A or B
Output DisableTime
OE
to A or B
NOTE:
1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source
(zero output impededance).
V
CC
= 3.3V ± 0.3V
Min.
—
1
1
Max.
1.5
5.3
5.5
Unit
ns
ns
ns
Parameter
Min.
—
1
1
Max.
0.9
6
5.5
3
IDT74CBTLVR3384
LOW-VOLTAGE 10-BIT BUS SWITCH
INDUSTRIAL TEMPERATURE RANGE
TEST CIRCUITS AND WAVEFORMS
TEST CONDITIONS
Symbol
V
LOAD
V
IH
V
T
V
LZ
V
HZ
C
L
V
CC
= 3.3V±0.3V
6
3
1.5
300
300
50
(1)
V
CC
= 2.5V±0.2V
2 x Vcc
Vcc
Vcc / 2
150
150
30
(2)
Unit
V
V
V
mV
mV
pF
SAME PHASE
INPUT TRANSITION
t
PLH
OUTPUT
t
PLH
OPPOSITE PHASE
INPUT TRANSITION
t
PHL
t
PHL
V
IH
V
T
0V
V
OH
V
T
V
OL
V
IH
V
T
0V
Propagation Delay
V
CC
500Ω
Pulse
Generator
(1, 2)
V
LOAD
Open
GND
CONTROL
INPUT
ENABLE
DISABLE
V
IN
D.U.T.
R
T
V
OUT
t
PZL
OUTPUT
SWITCH
NORMALLY
CLOSED
LOW
t
PZH
OUTPUT
SWITCH
NORMALLY
OPEN
HIGH
V
LOAD/2
V
T
t
PHZ
V
T
0V
t
PLZ
V
IH
V
T
0V
V
LOAD/2
V
OL +
V
LZ
V
OL
V
OH
V
OH -
V
HZ
0V
500Ω
C
L
Test Circuits for All Outputs
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termination resistance: should be equal to Z
OUT
of the Pulse Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
≤
10MHz; t
F
≤
2.5ns; t
R
≤
2.5ns.
2. Pulse Generator for All Pulses: Rate
≤
10MHz; t
F
≤
2ns; t
R
≤
2ns.
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
