Datasheet> 器件分类 > 嵌入式处理器和控制器> 微控制器和处理器> TS68EN360DES02MXAL

文档预览

TS68EN360DES02MXAL: 产品描述RISC Microprocessor, CMOS, CPGA241, CAVITY UP, CERAMIC, PGA-241; 产品类别嵌入式处理器和控制器微控制器和处理器; 文件大小1MB，共82页; 制造商e2v technologies

下载文档详细参数全文预览

TS68EN360DES02MXAL概述

RISC Microprocessor, CMOS, CPGA241, CAVITY UP, CERAMIC, PGA-241

TS68EN360DES02MXAL规格参数

参数名称	属性值
厂商名称	e2v technologies
零件包装代码	PGA
包装说明	CAVITY UP, CERAMIC, PGA-241
针数	241
Reach Compliance Code	compliant
ECCN代码	3A001.A.2.C
JESD-30 代码	S-CPGA-P241
长度	47.245 mm
端子数量	241
最高工作温度	125 °C
最低工作温度	-55 °C
封装主体材料	CERAMIC, METAL-SEALED COFIRED
封装代码	PGA
封装形状	SQUARE
封装形式	GRID ARRAY
认证状态	Not Qualified
座面最大高度	4.96 mm
最大供电电压	5.25 V
最小供电电压	4.75 V
标称供电电压	5 V
表面贴装	NO
技术	CMOS
温度等级	MILITARY
端子形式	PIN/PEG
端子节距	2.54 mm
端子位置	PERPENDICULAR
宽度	47.245 mm
uPs/uCs/外围集成电路类型	MICROPROCESSOR, RISC

文档预览

下载PDF文档

全文
预览

Features

•

CPU32+ Processor (4.5 MIPS at 25 MHz)

– 32-bit Version of the CPU32 Core (Fully Compatible with the CPU32)

– Background Debug Mode

– Byte-misaligned Addressing

Up to 32-bit Data Bus (Dynamic Bus Sizing for 8 and 16 Bits)

Up to 32 Address Lines (At Least 28 Always Available)

Complete Static Design (0 - 25 MHz Operation)

Slave Mode to Disable CPU32+ (Allows Use with External Processors)

– Multiple QUICCs Can Share One System Bus (One Master)

– TS68040 Companion Mode Allows QUICC to be a TS68040 Companion Chip and

Intelligent Peripheral (22 MIPS at 25 MHz)

– Peripheral Device of TSPC603e (see DC415/D note)

Four General-purpose Timers

– Superset of MC68302 Timers

– Four 16-bit Timers or Two 32-bit Timers

– Gate Mode Can Enable/Disable Counting

Two Independent DMAs (IDMAs)

System Integration Module (SIM60)

Communications Processor Module (CPM)

Four Baud Rate Generators

Four SCCs (Ethernet/IEEE 802.3 Optional on SCC1-Full 10 Mbps Support)

Two SMC

= +5V ± 5%

max

= 25 MHz and 33 MHz

Military Temperature Range: -55°C < T

< +125°C

= 1.4 W at 25 MHz; 5.25V

2 W at 33 MHz; 5.25V

•

32-bit Quad

Integrated

Communication

Controller

TS68EN360

Description

The TS68EN360 QUad Integrated Communication Controller (QUICC

™

) is a versatile

one-chip integrated microprocessor and peripheral combination that can be used in a

variety of controller applications. It particularly excels in communications activities.

The QUICC (pronounced “quick”) can be described as a next-generation TS68302

with higher performance in all areas of device operation, increased flexibility, major

extensions in capability, and higher integration. The term “quad” comes from the fact

that there are four serial communications controllers (SCCs) on the device; however,

there are actually seven serial channels: four SCCs, two serial management control-

lers (SMCs), and one serial peripheral interface (SPI).

Screening/Quality

This product is manufactured in full compliance with:

•

MIL-STD-883 (class B)

QML (class Q)

or according to Atmel standards

Rev. 2113A–HIREL–03/02

推荐资源

器件捷径: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多