电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CM3702-50DE

产品描述Switched Capacitor Regulator, 0.1A, LEAD FREE, MO-229WEED, TDFN-10
产品类别电源/电源管理    电源电路   
文件大小441KB,共11页
制造商California Micro Devices
标准  
下载文档 详细参数 全文预览

CM3702-50DE概述

Switched Capacitor Regulator, 0.1A, LEAD FREE, MO-229WEED, TDFN-10

CM3702-50DE规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称California Micro Devices
零件包装代码SON
包装说明VSSOP, SOLCC10,.12,20
针数10
Reach Compliance Codeunknown
ECCN代码EAR99
模拟集成电路 - 其他类型SWITCHED CAPACITOR REGULATOR
最大输入电压5.5 V
最小输入电压3 V
标称输入电压5 V
JESD-30 代码S-XDSO-G10
长度3 mm
湿度敏感等级1
功能数量1
端子数量10
最高工作温度85 °C
最低工作温度-40 °C
最大输出电流0.1 A
标称输出电压5 V
封装主体材料UNSPECIFIED
封装代码VSSOP
封装等效代码SOLCC10,.12,20
封装形状SQUARE
封装形式SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)260
认证状态Not Qualified
座面最大高度0.8 mm
表面贴装YES
温度等级INDUSTRIAL
端子形式GULL WING
端子节距0.5 mm
端子位置DUAL
处于峰值回流温度下的最长时间40
宽度3 mm

CM3702-50DE文档预览

PRELIMINARY
CALIFORNIA MICRO DEVICES
CM3702
Micropower Low-Noise Charge-Pump and Linear Regulator
Features
Low noise regulator with integrated charge
pump voltage-booster
5V output with input voltage as low as 2.8V
Charge pump can also power external LDO
Low noise in 20Hz to 20kHz audio band
Up to 200mA continuous output current
Low operating and shutdown currents
Stable with low-ESR ceramic or tantalum
capacitors
10-Lead MSOP and TDFN packages
Lead-free finishing
Block Diagram
Applications
5V analog supply for audio codec in notebook
computers, PDAs, MP3 players, etc.
3.3V to 5V conversion in PCMCIA cards, PCI
Express Cards, other applications needing 5V
Product Description
The CM3702 low-noise charge pump LDO regulator is designed to provide accurate and “clean” power to a
subsystem, e.g an audio codec, LED driver, or flash memory. The 5V output provides up to 100mA continuous
current for input voltages from 2.8V to 5.5V, and up to 200mA for a narrower range. This is accomplished with an
integrated charge pump that boosts the input voltage before feeding it to an internal LDO linear regulator. The
charge pump is designed to maintain a nominal 0.8V differential between the input and output of the LDO
regulator. This allows the LDO regulator to operate with good power supply ripple rejection across the audio band
while maintaining good power efficiency. The charge pump works with two external capacitors and operates at
250kHz, well outside the audible frequency band. In addition, separate analog and digital ground pins are
provided for the charge pump and the rest of the circuitry to eliminate ground noise feed-through from the charge
pump to the regulated output.
The CM3702 is fully protected, offering both overload current limiting and high temperature thermal shutdown.
Two enable inputs provide flexibility in powering down the device. For maximum power saving in shutdown, both
the charge pump and LDO regulator should be disabled. For applications that require the 5V output to be re-
established with minimum delay after shutdown, the charge pump can be left enabled while the regulator is
disabled. This avoids the delay that may otherwise be required for the charge pump to reach full operating
voltage after being disabled. The CMOS LDO regulator features low quiescent current even at full load, making it
very suitable for power sensitive applications.
A bandgap reference bypass pin is provided to further minimize noise by connecting an external capacitor
between this pin and ground. Another, external, regulator can be connected to the charge pump output pin Cs, if
required.
The CM3702 is available in 10-pin MSOP and TDFN packages, both with optional lead-free finishing, and are
ideal for space critical applications.
STANDARD PART ORDERING INFORMATION
Standard Finish
Pins
10
10
Package
MSOP-10
TDFN-10
Ordering Part
Number
CM3702-50MR
CM3702-50DF
Part Marking
3702 50S
CM370 250DF
Lead-free Finish
Ordering Part
Number
CM3702-50MS
CM3702-50DE
Part Marking
3702 50
CM370 250DE
© 2004 California Micro Devices Corp. All rights reserved.
9/22/04
430 N. McCarthy Blvd, #100, Milpitas , CA 95035
Tel: (408) 263-3214
Fax: (408) 263-7846
www.calmicro.com
1
PRELIMINARY
CALIFORNIA MICRO DEVICES
Pin Descriptions
V
IN
(pin 2) is the input power source for the device. Since
the charge pump draws current in pulses at the 250kHz
internal clock frequency, a low-ESR input decoupling
capacitor is usually required close to this pin to ensure
low noise operation.
CP+
and
CP-
(pins 9, 10) are used to connect the
external “flying” capacitor C
P
to the charge pump. The
charge stored in C
P
is transferred to the reservoir
capacitor C
S
at the 250kHz internal clock rate.
CS
(pin 3) is the output of the charge pump and is
connected to the external reservoir capacitor Cs. This
should be a low-ESR capacitor.
When the voltage on this pin reaches about 5.8V then
the charge pump pauses until the voltage on this pin
drops to about 5.7V. This gives rise to at least 100mV of
‘ripple’ (the frequency and amplitude of this ripple
depends upon values of Cp and Cs and also the ESR of
Cs).
Note that current may be drawn from this pin for other
applications (for example an additional, independent, 5V
LDO) as long as the total current is less than 100mA
(otherwise the part may overheat).
DGND
(pin 1) is the ground for the charge pump circuit.
This should be connected to the system (noisy) ground.
GND
(pin 4) is the ground reference for all internal circuits
except the charge pump. This pin should be connected to
a “clean” low-noise analog ground.
CM3702
EN_LDO, EN_Chip
(pins 6, 7) are active-high TTL-level
logic inputs to enable the linear regulator and charge
pump according to the following truth table:
EN_Chip EN_LDO CHARGE
REGULATOR
Pin 7
Pin 6
PUMP
1
1
Enabled
Enabled
1
0
Enabled
Disabled
0
1
Disabled
Disabled
0
0
Disabled
Disabled
When the LDO Regulator is disabled, an internal pull-
down with a nominal resistance of 500Ω is activated to
discharge the 5V output rail to ground.
When the charge pump is disabled or paused, the
internal 250kHz oscillator is disabled. The “flying
capacitor” C
P
will then stay connected between V_IN
and DGND, and C
S
will stay connected to the input of
the LDO regulator. In this mode, C
S
will discharge at a
rate determined by the input current of the LDO regulator.
BYP
(pin 5) is connected to the internal voltage reference
of the LDO regulator. An external bypass capacitor C
BYP
of 0.1uF is recommended to minimize internal voltage
reference noise and maximize power supply ripple
rejection.
V
OUT
(pin 8) is the regulated output. An output capacitor
may be added to improve noise and load-transient
response. When the LDO regulator is disabled, an internal
pull-down is activated to discharge the V
OUT
rail to GND.
Pinout Diagrams
Typical Application Circuit
© 2004 California Micro Devices Corp. All rights reserved
09/22/04
430 N. McCarthy Blvd, #100, Milpitas, California 95035
Tel: (408) 263-3214 Fax: (408) 263-7846
www.calmicro.com
2
PRELIMINARY
CALIFORNIA MICRO DEVICES
Absolute Maximum Ratings
Parameter
Rating
ESD Protection (HBM)
2000
V
IN
, V
OUT
Voltages
+ 5.5, Gnd - 0.5
V
EN
Logic Input Voltage
V
IN
+ 0.5, Gnd - 0.5
Temperature: Storage
-40 to +150
Operating Ambient
0 to +70
Operating Junction
0 to +170
Standard Operating Conditions
Parameter
Range
V
IN
- Input Voltage Range
3.0 to 5.5
Ambient Operating Temperature
0 to +70
200 (approx)
JA
of MSOP package on pcb
I
OUT
- Output Load Current
0 to 200
C
BYP
0.1
C
OUT
0 to 100
CM3702
Unit
V
V
V
°C
Unit
V
°C
°C/W
mA
µF
µF
Symbol
V
CS
V
OUT
V
R LOAD
V
R LINE
R
DISCHG
Electrical Operating Characteristics
(V
IN
= 5.0V; I
OUT
=100mA; C
OUT
=10uF; C
P
= 1µF; C
S
= 10µF; unless specified otherwise)
Parameter
Conditions
MIN
TYP
MAX
5.5
5.8
7
Charge pump output voltage
V
OUT
= 5V, 1mA
I
OUT
100mA;
Regulator Output Voltage
Load Regulation
Line Regulation
V
OUT
Discharge Resistance
LDO Regulator Ground Current via
GND pin
Charge Pump Shutdown Current
via DGND pin
Power Supply Rejection
Output Voltage Noise
Output Voltage Noise
EN1, EN2 Input High threshold
EN1, EN2 Input Low threshold
Overload Current Limit
Output Short Circuit Current
Thermal Shutdown Junction Temp
Thermal Shutdown Hysteresis
V
IN
= 4.0V; 1mA
I
OUT
100mA;
I
OUT
= 1mA to 100mA
Vary V
IN
from 3.0V to 5.0V
LDO regulator disabled
EN2 (pin 6) grounded; V
IN
= 5V
Shutdown (EN2 grounded)
Regulator Enabled, I
OUT
= 0mA
Regulator Enabled, I
OUT
= 100mA
4.85
0.2
0.02
500
1
180
180
1
42
42
35
38
2.0
0.5
200
100
300
200
170
25
10
10
5.15
UNIT
V
V
%
%
µA
µA
µA
µA
dB
dB
µVrms
µVrms
V
V
mA
mA
°C
°C
I
GND
I
DGND
PSRR
e
NO
e
NO
V
IH
V
IL
I
LIM
I
SC
T
JSD
T
HYS
EN1 (pin 7) grounded, V
IN
= 5.0V
I
OUT
= 100mA; C
BYP
=0.1uF
f = 100Hz
f = 10kHz
BW=22Hz-22kHz; C
OUT
=10uF;
C
BYP
=0.1uF; I
OUT
= 100mA
BW=22Hz-22kHz; C
p
=1uF, C
S
=3uF
C
OUT
=C
BYP
=0.1uF; I
OUT
= 100mA
V
IN
= 5.0V
V
IN
= 5.0V
(LDO only)
(LDO only)
© 2004 California Micro Devices Corp. All rights reserved
09/22/04
430 N. McCarthy Blvd, #100, Milpitas, California 95035
Tel: (408) 263-3214 Fax: (408) 263-7846
www.calmicro.com
3
PRELIMINARY
CALIFORNIA MICRO DEVICES
Typical Performance Characteristics
(T=25°C)
CM3702 noise spectrum
(Cp=0.47uF, Cs=1.5uF, Co=Cbyp=0.1uF, Iout=100mA)
1.00E-03
CM3702
1.00E-04
Voltage [V]
1.00E-05
noise floor
Cs=1.5uF
1.00E-06
1.00E-07
1.00E-08
10
100
1000
Frequency [Hz ]
10000
100000
Note: Noise peaks may appear for different values of Cp, Cs & I
OUT
, and are due to the ripple frequency of the charge pump (see
later).
PSRR with V
IN
=3.3V (upper curve) and V
IN
=5V (lower curve), I
OUT
=100mA
70.0
60.0
50.0
PSRR [dB]
40.0
30.0
20.0
10.0
0.0
10
100
1000
Frequency [Hz]
10000
100000
Measured by forcing V
IN
voltage to 3.3V & 5.0V dc, then sweeping 100mV ac on V
IN
.
C
OUT
= 10uF, C
BYP
= 0.1uF
© 2004 California Micro Devices Corp. All rights reserved
09/22/04
430 N. McCarthy Blvd, #100, Milpitas, California 95035
Tel: (408) 263-3214 Fax: (408) 263-7846
www.calmicro.com
4
PRELIMINARY
CALIFORNIA MICRO DEVICES
CM3702
Typical Performance Characteristics
(T=25°C, Cp=1uF, Cs=10uF, Cbyp=0.1uF, C_OUT=10uF unless stated)
V_OUT v s. I_OUT
(V_IN = 5V)
5.1
5.08
5.06
5.04
V_EN Threshold vs. V_IN
2
1.9
1.8
1.7
V_OUT [V]
V_EN [V]
0
20
40
60
80
100
5.02
5
4.98
4.96
4.94
4.92
4.9
1.6
1.5
1.4
1.3
1.2
1.1
1
3
3.5
4
4.5
5
5.5
I_OUT [mA]
V_IN [V]
V_OUT vs. V_IN
5.1
5.08
5.06
5.04
5.02
5
4.98
4.96
4.94
4.92
4.9
3
3.5
4
4.5
5
5.5
I_IN vs. V_IN
300
I_OUT=0mA
I_OUT=100mA
250
200
150
100
50
0
3
3.5
4
4.5
5
5.5
V_OUT [V]
V_IN [V]
I_IN [uA]
V_IN [V]
CS pin vs. V_IN
7
6.75
6.5
250
I_IN vs. I_OUT
200
CS pin [V]
6.25
I_IN [mA]
6
5.75
5.5
5.25
5
3
3.5
4
4.5
5
5.5
150
100
V_IN=3.1V
V_IN=5V
50
V_IN [V]
0
0
20
40
60
80
100
I_OUT [mA]
DROPOUT VOLTAGE
(LDO ONLY)
at T=150'C, T=85'C and T=25'C
400
300
Overcurrent characteristic (LDO only)
6
5
4
3
2
1
0
0
0.1
0.2
0.3
0.4
0.5
I_OUT [A]
V
DO
[mV]
100
0
0
10
20
30
40
50
60
70
80
90
100
I_OUT [mA]
© 2004 California Micro Devices Corp. All rights reserved
09/22/04
430 N. McCarthy Blvd, #100, Milpitas, California 95035
Tel: (408) 263-3214 Fax: (408) 263-7846
V_O UT [V]
200
www.calmicro.com
5

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2578  2783  2305  1399  1035  29  51  40  7  20 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved