电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TS80C51RA2EBR

产品描述Microcontroller, 8-Bit, CMOS, PQCC44, PLASTIC, LCC-44
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小699KB,共72页
制造商TEMIC
官网地址http://www.temic.de/
下载文档 详细参数 全文预览

TS80C51RA2EBR概述

Microcontroller, 8-Bit, CMOS, PQCC44, PLASTIC, LCC-44

TS80C51RA2EBR规格参数

参数名称属性值
厂商名称TEMIC
包装说明PLASTIC, LCC-44
Reach Compliance Codeunknown
具有ADCNO
地址总线宽度16
位大小8
DAC 通道NO
DMA 通道NO
外部数据总线宽度8
JESD-30 代码S-PQCC-J44
I/O 线路数量32
端子数量44
PWM 通道YES
封装主体材料PLASTIC/EPOXY
封装形状SQUARE
封装形式CHIP CARRIER
认证状态Not Qualified
表面贴装YES
技术CMOS
端子形式J BEND
端子位置QUAD
uPs/uCs/外围集成电路类型MICROCONTROLLER

文档预览

下载PDF文档
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
8-bit CMOS Microcontroller 0-60 MHz
1. Description
TEMIC TS80C51Rx2 is high performance CMOS ROM,
OTP, EPROM and ROMless versions of the 80C51
CMOS single chip 8-bit microcontroller.
The TS80C51Rx2 retains all features of the TEMIC
80C51 with extended ROM/EPROM capacity (16/32/64
Kbytes), 256 bytes of internal RAM, a 7-source , 4-level
interrupt system, an on-chip oscilator and three timer/
counters.
In addition, the TS80C51Rx2 has a Programmable
Counter Array, an XRAM of 256 or 768 bytes, a
Hardware Watchdog Timer, a more versatile serial
channel that facilitates multiprocessor communication
(EUART) and a X2 speed improvement mechanism.
The fully static design of the TS80C51Rx2 allows to
reduce system power consumption by bringing the clock
frequency down to any value, even DC, without loss of
data.
The TS80C51Rx2 has 2 software-selectable modes of
reduced activity for further reduction in power
consumption. In the idle mode the CPU is frozen while
the timers, the serial port and the interrupt system are still
operating. In the power-down mode the RAM is saved
and all other functions are inoperative.
2. Features
q
80C52 Compatible
8051 pin and instruction compatible
Four 8-bit I/O ports
Three 16-bit timer/counters
256 bytes scratchpad RAM
q
Hardware Watchdog Timer (One-time enabled with
Reset-Out)
2 extra 8-bit I/O ports available on RD2 with high
pin count packages
Asynchronous port reset
Interrupt Structure with
7 Interrupt sources,
4 level priority interrupt system
q
q
q
q
High-Speed Architecture
40 MHz @ 5V, 30MHz @ 3V
X2 Speed Improvement capability (6 clocks/
machine cycle)
30 MHz @ 5V, 20 MHz @ 3V (Equivalent to
60 MHz @ 5V, 40 MHz @ 3V)
q
Full duplex Enhanced UART
Framing error detection
Automatic address recognition
q
q
Dual Data Pointer
On-chip ROM/EPROM (16K-bytes, 32K-bytes, 64K-
bytes)
On-chip eXpanded RAM (XRAM) (256 or 768 bytes)
Programmable Clock Out and Up/Down Timer/
Counter 2
Programmable Counter Array with
High Speed Output,
Compare / Capture,
Pulse Width Modulator,
Watchdog Timer Capabilities
q
q
Low EMI (inhibit ALE)
Power Control modes
Idle mode
Power-down mode
Power-off Flag
q
q
q
q
q
q
Once mode (On-chip Emulation)
Power supply: 4.5-5V, 2.7-5.5V
Temperature ranges: Commercial (0 to 70
o
C) and
Industrial (-40 to 85
o
C)
Packages: PDIL40, PLCC44, VQFP44 1.4, CQPJ44
(window), CDIL40 (window), PLCC68, VQFP64
1.4, JLCC68 (window)
q
Rev. B - Aug. 24, 1999
1
关于dsp之间HPI通讯的问题,请教高手
现在在作 DSP之间的HPI通讯,5410到642发送数据,但是现在的问题是:642能接受到数据,理论上全部的数据应该存储到指定的地址区间,而在这个区间内应该是按自增的方式存储的,但是试验显示,HPI ......
531496955 DSP 与 ARM 处理器
dsPIC33的OC要用到Timer2/Timer3,怎样接外部晶振?
dsPIC33的OC要用到Timer2/Timer3,怎样接外部晶振? 虽然可以使用内部时钟做分频,但如果要接外部的低速晶振呢?TxCK都是单输入端。...
mixer Microchip MCU
有想搞语音识别的没?
有想搞语音识别的没?...
破茧佼龙 单片机
MPU6050控制51单片机触发GSM
最近在做一个装置,主要就是利用6050来测量重力坠落,然后触发51控制GSM发送消息,但是,传感器的采集数据总是不对,不知道怎么回事,新手,勿怪啊,代码如下,想知道最终的数据到底是什么 //* ......
天籁90之音 51单片机
有没有哪位知道关于介绍英国oregan公司产品的网站?谢谢
有没有哪位知道关于介绍英国oregan公司产品的网站?谢谢...
白开水 嵌入式系统
总线中断和cpu中断有什么区别吗?
RT...
chengj 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2283  510  1110  2172  1374  36  58  11  23  14 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved