电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT8924BIR22-33S-110.000000D

产品描述LVCMOS Output Clock Oscillator,
产品类别无源元件    振荡器   
文件大小920KB,共18页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT8924BIR22-33S-110.000000D概述

LVCMOS Output Clock Oscillator,

SIT8924BIR22-33S-110.000000D规格参数

参数名称属性值
是否Rohs认证符合
厂商名称SiTime
Reach Compliance Codecompliant
其他特性AEC-Q100; STANDBY; ENABLE/DISABLE FUNCTION; TR; ALSO COMPATIBLE WITH LVTTL O/P
最长下降时间3 ns
频率调整-机械NO
频率稳定性25%
JESD-609代码e4
安装特点SURFACE MOUNT
标称工作频率110 MHz
最高工作温度85 °C
最低工作温度-40 °C
振荡器类型LVCMOS
输出负载15 pF
物理尺寸3.2mm x 2.5mm x 0.75mm
最长上升时间3 ns
筛选级别AEC-Q100
最大供电电压3.63 V
最小供电电压2.97 V
标称供电电压3.3 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)

文档预览

下载PDF文档
SiT8924B
Automotive AEC-Q100 Oscillator
Features
Applications
AEC-Q100 with extended temperature range (-55°C to 125°C)
Frequencies between 1 MHz and 110 MHz accurate to
6 decimal places
Supply voltage of 1.8V or 2.25V to 3.63V
Excellent total frequency stability as low as ±20 ppm
Industry best G-sensitivity of 0.1 PPB/G
Low power consumption of 3.8 mA typical at 1.8V
Standby mode for longer battery life
LVCMOS/LVTTL compatible output
Industry-standard packages: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5,
5.0 x 3.2, 7.0 x 5.0 mm x mm
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
Automotive, extreme temperature and other high-rel
electronics
Infotainment systems, collision detection devices, and
in-vehicle networking
Powertrain control
Electrical Characteristics
Table 1. Electrical Characteristics
[1,2]
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated.
Typical values are at 25°C and nominal supply voltage.
Parameters
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-20
-25
-30
-50
Operating Temperature
Range (ambient)
T_use
-40
-40
-40
-55
Supply Voltage
Current Consumption
OE Disable Current
Standby Current
Vdd
Idd
I_od
I_std
1.62
2.25
Duty Cycle
Rise/Fall Time
DC
Tr, Tf
VOH
90%
Output Low Voltage
VOL
10%
Vdd
45
Typ.
1.8
4.0
3.8
2.6
1.4
0.6
1.5
1.3
Max.
110
+20
+25
+30
+50
+85
+105
+125
+125
1.98
3.63
4.8
4.5
4.5
4.3
55
3
2.5
Unit
MHz
ppm
ppm
ppm
ppm
°C
°C
°C
°C
V
V
mA
mA
mA
mA
A
A
A
%
ns
ns
Vdd
AEC-Q100 Grade 3
AEC-Q100 Grade 2
AEC-Q100 Grade 1
Extended cold AEC-Q100 Grade1
All voltages between 2.25V and 3.63V including 2.5V, 2.8V, 3.0V
and 3.3V are supported.
No load condition, f = 20 MHz, Vdd = 2.25V to 3.63V
No load condition, f = 20 MHz, Vdd = 1.8V
Vdd = 2.5V to 3.3V, OE = Low, Output in high Z state.
Vdd = 1.8V, OE = Low, Output in high Z state.
Vdd = 2.8V to 3.3V,
ST
= Low, Output is weakly pulled down
Vdd = 2.5V,
ST
= Low, Output is weakly pulled down
Vdd = 1.8V,
ST
= Low, Output is weakly pulled down
All Vdd levels
Vdd = 2.25V - 3.63V, 20% - 80%
Vdd = 1.8V, 20% - 80%
IOH = -4 mA (Vdd = 3.0V or 3.3V)
IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOH = -2 mA (Vdd = 1.8V)
IOL = 4 mA (Vdd = 3.0V or 3.3V)
IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOL = 2 mA (Vdd = 1.8V)
Condition
Refer to
Table 13 to 15
for a list supported frequencies
Inclusive of Initial tolerance at 25°C, 1st year aging at 25°C,
and variations over operating temperature, rated power
supply voltage and load (15 pF ± 10%).
Frequency Range
Frequency Stability and Aging
Operating Temperature Range
Supply Voltage and Current Consumption
LVCMOS Output Characteristics
Output High Voltage
Rev 1.6
July 18, 2018
www.sitime.com
S3C6410里面,StepLdr加载EBOOT失败(指的是把EBOOT搬到RAM出现个别页MECC的错误),什么原因?
S3C6410里面,StepLdr加载EBOOT失败(指的是把EBOOT搬到RAM出现个别页MECC的错误),什么原因?...
建刚电子 嵌入式系统
protel 自动布线
首先Design/Option/Layers中选定信号层(Signal Layers),一般选底层和顶层 然后执行菜单命令Design/Rules,出现DesignRules对话框 可在其中设置布线规则,每一项参数包括布线范围(Rule scope) ......
yuandayuan6999 PCB设计
RS-485串行接口标准
RS-485串行接口标准 1、平衡传输 RS-485数据信号采用差分传输方式,也称作平衡传输,它使用一对双绞线,将其中一线定义为A,另一线定义为B,通常情况下,发送驱动器A、B之间的正电平在+2~+6 ......
rain 单片机
平时没看书,考试考的郁闷啊.55555
平时没看书,考试考的郁闷啊.55555...
破茧佼龙 单片机
细说ISP和IAP的区别
ISP:in system programming,   IAP: in applicatin programming但两者的操作方式,结果和应用场合有什么区别? ISP:   用写入器将code烧入,不过,芯片可以在目标板上,不用取出来,在设计 ......
adqin 单片机
两个无符号数比较的最快方法
给定两个W位无符号数,要求最快产生比较结果,也就是关键路径最短(纯组合逻辑)!两数相等的情况可以不关心。 一个不成熟的想法,使用算法导论中的分而治之,比如两个8比特数的大小,先分 ......
征服 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1546  685  1495  2272  2076  46  35  32  58  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved