电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

NJW4302FA1

产品描述Brushless DC Motor Controller, 0.03A, BICMOS, PQFP44, QFP-44
产品类别其他集成电路(IC)    信号电路   
文件大小208KB,共18页
制造商New Japan Radio Co Ltd
标准  
下载文档 详细参数 全文预览

NJW4302FA1在线购买

供应商 器件名称 价格 最低购买 库存  
NJW4302FA1 - - 点击查看 点击购买

NJW4302FA1概述

Brushless DC Motor Controller, 0.03A, BICMOS, PQFP44, QFP-44

NJW4302FA1规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称New Japan Radio Co Ltd
零件包装代码QFP
包装说明QFP,
针数44
Reach Compliance Codecompliant
ECCN代码EAR99
模拟集成电路 - 其他类型BRUSHLESS DC MOTOR CONTROLLER
JESD-30 代码S-PQFP-G44
JESD-609代码e2
长度10 mm
功能数量1
端子数量44
最高工作温度85 °C
最低工作温度-40 °C
最大输出电流0.03 A
封装主体材料PLASTIC/EPOXY
封装代码QFP
封装形状SQUARE
封装形式FLATPACK
峰值回流温度(摄氏度)260
认证状态Not Qualified
座面最大高度2.3 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术BICMOS
温度等级INDUSTRIAL
端子面层TIN SILVER
端子形式GULL WING
端子节距0.8 mm
端子位置QUAD
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度10 mm

NJW4302FA1文档预览

NJW4302
Preliminary
THREE-PHASE DC BRUSHLESS MOTOR CONTROL IC
s
GENERAL DESCRIPTION
The NJW4302 is a three-phase DC brushless motor
pre-driver IC for precision applications.
The NJW4302 consists of PWM driver, motor velocity
control, FG(Frequency Generator) output, and voltage
velocity integration circuit.
The NJW4302 realizes stabilized velocity and it is suitable
for printer, FAX, and other DC motor control systems.
s
PACKEGE OUTLINE
NJW4302FA1
s
FEATURES
Speed discriminator and PLL speed
control circuit
Direct PWM driver
CR oscillator
Lock protection output
Break circuit (short circuit braking)
Start/stop switch Start/Stop Switch Circuit
Current limit circuit
Thermal shut down/Under voltage
lockout circuit
FG output amplifier/Integrating circuit
Shunt regulator output : 5V
Bi-CMOS technology
PACKAGE OUTLINE QFP44
s
PIN CONFIGRATION
WL
VH
VL
UH
UL
RF
H3
H3
H2
H2
H1
WH
PVCC
VCC
VREG
DGND
AGND
VSH
CR
CROCK
R
C
H1+
FGIN+
FGIN-
FGOUT
FGSOUT
NJW4302 QFP44
PGND
AGND
N2
N1
SS
CLK
FILO FILI
TOC
INT IN
POUT LD
DOUT
INTOUT
INTREF
BR
FR
sBLOCK
DIAGRAM
FGO
FGSO
O
D o ut
LD
F
C R OC K IN TR E IN TIN IN TOU TS/S
R OC K
OSC
BR
F/R
V
+
F
LD
FGIN-
FGIN
+
-
IN TEGR ATION
AMP
BR
F/R
+
-
+
FG
SPEED
D I SC RIMI N ATOR
L OGIC
H AL L
H YS
AMP
H1
+
H1 -
H2
+
H2 -
H3
+
H3 -
S/S
Pou t
Vreg
VSH
VC O
U T
O
PR OTEC TION
ALTER N ATIVE
SPEE D
PL L
V
R EG
1
V
R EF
CLK
PLL C OU N TER
P WM B LOC K
C IR C U IT
TS D / L VD S
P R I D R IVER
-
C OU N TER
C IR CU IT
FILI
FILO
R
C
N1
N2
GN D
C R R F TOC
U L VL WL U H VH WH
-1-
NJW4302
Preliminary
sPIN
DESCRIPTION
SYMBOL
H1+,H1-
H2+,H2-
H3+,H3-
UH
VH
WH
UL
VL
WL
VPCC
VCC
VREG
PGND.DGND
AGND
VSH
PIN No.
33, 34
35, 36
37, 38
41
43
1
40
42
44
2
3
4
5,6
27,28
7
Power-supply voltage pin
Connect a noise decoupling capacitor between these pins and the ground.
Shunt regulator output pin
Ground pins
These pins are all connected internally to the ground(GND).
Shunt regulator ON/OFF output pin
“H” or open:ON
“L”:OFF
CR
8
PWM oscillator frequency setting pin
Three blocks use the oscillator: motor constraint detection circuit, clock disconnection protection circuit
and others
CROCK
R
C
9
10
11
Reference clock signal oscillator pin
Connect a capacitor between this pin to the ground.This oscillator provides clock signal when motor is locked.
VCO oscillation frequency setting pin
Connect a resistor between this pin and the ground.
VCO oscillation frequency setting pin
Connect a resister between this pin and ground.
Set the value of the capacitor so that the oscillator frequency does not exceed 1MHz.
FILI
13
VCO filter amplifier input pin
This pin is connected to VCO PLL output with 10KΩ resistor internally in the IC.
FILO
D OUT
P OUT
LD
12
18
19
20
VCO filter amplifier output pin
This pin is connected to VCO circuit internally in the IC.
Speed discriminator output pin
Output“L”level for over speed.
PLL output pin
Output the phase comparison result for 1/2fCLK and1/2fFG.
Lock detection output pin
Open collector becomes“L”within the speed lock range(±6.25).
INT REF
INT IN
INT OUT
TOC
14
17
16
15
Integrating amplifier forward rotation input(a potential of 1/2V
+
)
Negative input for Integration amplifier
Output for Integration amplifier
Torque command input pin
This pin is normally connected to the INT OUT pin. When the TOC voltage level falls,the UL,VL and Wl PWM duties are
changed to increase.
FG IN+
32
Input pin for FG amplifier forward rotation (a potential of 1/2V
+
)
Connect a noise decoupling capacitor between V
+
terminal and the ground.
Output pins(open collector sink outputs).
Duty control implement with PWM signal.
Output pins(for fixed current source )
DESCRIPTION
Hall input pins
Positive input terminal is defined as IN
+
,Negative input terminal as IN
-
respectably.
Positive input is defined as IN
+
> IN
-
as Negative.
-2-
NJW4302
Preliminary
FG IN-
FGOUT
FGSOUT
31
30
29
FG amplifier reverse rotation input.
FG amplifier output.
FG amplifier output(after the schmitt)
Open collector output.
RF
39
Output current detection
Connect a resistor between this pin and GND pin.The output limitation maximum current(IOUT)is set to be 0.5/Rf.
SS
24
Start⋅Stop control
“L”:Start
“H”or Open:Stop
FR
22
Forward/reverse rotation control
“L”:Forward
“H”or Open:reverse
BR
21
Brake control (short braking operation)
“L”:Start
“H”or Open:Brake
CLK
N1
N2
23
25
26
External clock signal input
10kHz max.
Speed discriminator count switching
-3-
NJW4302
Preliminary
s
FUNCTIONAL DESCRIPTION
1. VCO circuit
The variable range of PLL circuit is determined by two factors: VCO frequency determined by RC value connected
to Pin 15 and Pin 16 and VCO loop filter constants. VCO frequency range must be within 160kH
Z
to 1.0MH
Z.
The typical external value is as follows:
R=20kΩ,C=100pF.
The filter constants are C=0.47µF,R=27kΩ.
2. Output drive circuit
The PWM control is made by upper side of external transistor.
3. Speed lock range
The speed lock range is ±6.25% of fixed speed. When the motor speed is within the lock range, the LD pin
(an open collector output)goes “L”. If the motor speed goes out of the lock range, the LD pin goes “H”.
Please be noted that the LD signal may go on during startup.
4. PWM frequency
The PWM frequency is determined by resistor and capacitor value connected to the CR pin.
The PWM frequency is given by expressed as:
f
PWM
=1/(0.48CR)
When C=1500pF,R=75KΩ,the PWM frequency goes about 19KHz.
5. Lock detection circuit(CLOCK)
Lock detection circuit protects the driver IC and the motor from fatal over current failure when the motor is
locked during startup. If the LD output remains “H” (motor lock state) for a certain period (Hold time),all phase of upper
side transistors are to be turned off.
The hold time can be programmed by capacitor value attached to the CLOCK pin by the following:
Set time(sec) =66×C(µF)
With C=0.068µF,the hold time can be programmed for approximately 4.5 sec.
Once Lock detection circuit is activated, the state remains unchanged unless it is turned off, or stopped.
This function can be disabled when the CLOCK pin is connected to the ground.
6. Forward / Reverse(F/R)Switching
The direction control can be made with the state of the F/R pin. The direction can be changed even during the
motor in motion.
-4-
NJW4302
Preliminary
7. Brake Switch
NJW4302 uses a short brake method that turns on all phase of upper side transistors for braking. During the
time, all lower side transistors are turned off.
8. VREG pin/VSH pin
NJW4302 includes a regulator to generate for +5V regulated IC supply when the motor drive circuit
is designed with a single power supply. The VREG pin and V+ pin compose a shunt regulator for 5V±5%
output with a external resistor and a transistor. To use the regulator, the VSH pin must be either “H”, or Open.
Otherwise, the VSH pin must be “L” and the VREG pin is to be opened.
9. Frequency Generator (FG) Amplifier
The internal FG amplifier with few passive components composes a filter amplifier shown in the
application. Circuit for noise rejection. The output voltage of the amplifier must be at least 250mA p-p since it feature
Schmitt comparator.
The capacitor connected between the FGIN+ pin and the ground is necessary for bias voltage
stabilization and initial reset pulse generation for the internal logic. The reset pulse is generated when the
FGIN+ pin goes from 0 to approximately 1.25V.
10. Integration Amplifier
The integration amplifier integrates the D-out and P-out and converts them to speed command voltage. During the
time, it also sets the control loop gain and frequency characteristics using external components.
11. Speed Control Circuit
NJW4302 features two speed control method; speed discriminator
circuit with PLL circuit and phase
comparison circuit. The FG pulse frequency is controlled to be the same frequency with a clock frequency input to the CLK
pin. Therefore, the motor speed can be controlled by changing the clock frequency.
The motor speed (N) can be expressed as:
N=CLK (Hz)×(60/FGP)[RPM] ( FGP: Number of FG pulse per one rotation)
Given that the oscillation frequency range is 160kHz~1.0MH
Z
and the number of counts is 1024,the range of
clock frequency is 156H
Z
~960H
Z ,
and therefore the motor speed can be changed from 260rpm to 1600rpm.
-5-
430计时问题
我在做一个系统要用到日历和时钟。我想把这个日历和时钟直接做在430F413内部,可是发现时间不准。走着走着就慢了好几秒钟。 这个芯片用的是32K的晶振。...
sujd_01 微控制器 MCU
GaN 放大器 - 氮化镓技术
氮化镓 (GaN) 技术是一种相对较新的半导体技术,主要用于国防、航空航天、电信基础设施和卫星通信等市场。 625283 随着科技的发展,射频微波领域开始从LDMOS功率放大器转向工作温度更低、 ......
石榴姐 无线连接
你每月的生活成本有多高?
前几天看到一个新闻说某人跨省来京上班,每天要花费225的车票钱,今天又看到这个“夫妻乘高铁往返北京廊坊通勤,每月成本2600元低于房租” 你每月的生活成本有多高?算过吗?如果这样能省下一 ......
赵玉田 聊聊、笑笑、闹闹
嵌入式系统-知识!
嵌入式系统的核心是嵌入式微处理器。嵌入式微处理器一般就具备以下4个特点: 1)对实时多任务有很强的支持能力,能完成多任务并且有较短的中断响应时间,从而使内部的代码和实时内核心的执 ......
zjw50001 机器人开发
stm32 编码器,电机一直正反转,计数不正确
电机一直工作在正反转状态,时间稍微长点就能看出来,编码器计数和电机的位置错位了,应该是在正反转的时候,一个方向减计数比另一个方向加计数多了。这是什么问题,软件还是硬件,求大神出马...
mjfmjj stm32/stm8
哪位兄弟姐妹 帮忙找一下论文 有关交通灯的 (61板和模组v3.0)要求如下
利用61板、交通灯模组V3.0设计交通灯控制系统,要求具有下述功能: 1、系统有两个状态,设置状态和显示状态,利用61板的键盘的KEY1键盘可以进行两个状态间的切换; 2、开机时,系统为显示状 ......
dhuazhang 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1614  753  2280  1507  796  14  25  53  45  37 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved