Datasheet> 器件分类 > 逻辑> 逻辑> 74HCT193PW,112

文档预览

74HCT193PW,112: 产品描述HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16; 产品类别逻辑逻辑; 文件大小150KB，共29页; 制造商NXP(恩智浦); 官网地址https://www.nxp.com; 标准

下载文档详细参数选型对比全文预览

74HCT193PW,112概述

HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16

HCT系列, SYN POSITIVE 边缘触发 4位双向二进制计数器, PDSO16

74HCT193PW,112规格参数

参数名称	属性值
Brand Name	NXP Semiconduc
是否Rohs认证	符合
厂商名称	NXP(恩智浦)
零件包装代码	TSSOP
包装说明	TSSOP, TSSOP16,.25
针数	16
制造商包装代码	SOT403-1
Reach Compliance Code	compli
其他特性	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK
计数方向	BIDIRECTIONAL
系列	HCT
JESD-30 代码	R-PDSO-G16
JESD-609代码	e4
长度	5 mm
负载电容（CL）	50 pF
负载/预设输入	YES
逻辑集成电路类型	BINARY COUNTER
最大频率@ Nom-Su	13000000 Hz
最大I（ol）	0.004 A
工作模式	SYNCHRONOUS
湿度敏感等级	1
位数	4
功能数量	1
端子数量	16
最高工作温度	125 °C
最低工作温度	-40 °C
封装主体材料	PLASTIC/EPOXY
封装代码	TSSOP
封装等效代码	TSSOP16,.25
封装形状	RECTANGULAR
封装形式	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法	BULK PACK
峰值回流温度（摄氏度）	240; 260
电源	5 V
传播延迟（tpd）	65 ns
认证状态	Not Qualified
座面最大高度	1.1 mm
最大供电电压 (Vsup)	5.5 V
最小供电电压 (Vsup)	4.5 V
标称供电电压 (Vsup)	5 V
表面贴装	YES
技术	CMOS
温度等级	AUTOMOTIVE
端子面层	NICKEL PALLADIUM GOLD
端子形式	GULL WING
端子节距	0.65 mm
端子位置	DUAL
处于峰值回流温度下的最长时间	30
触发器类型	POSITIVE EDGE
宽度	4.4 mm
最小 fmax	13 MHz
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

74HC193; 74HCT193

Presettable synchronous 4-bit binary up/down counter

Rev. 03 — 23 May 2007

Product data sheet

1. General description

The 74HC193 and 74HCT193 are high-speed Si-gate CMOS devices and are pin

compatible with Low power Schottky TTL (LSTTL). They are speciﬁed in compliance with

JEDEC standard no. 7A.

The 74HC193 and 74HCT193 are 4-bit synchronous binary up/down counters. Separate

up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state

synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is

pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while

CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at

any time, or erroneous operation will result. The device can be cleared at any time by the

asynchronous master reset input (MR); it may also be loaded in parallel by activating the

asynchronous parallel load input (PL).

The 74HC193 and 74HCT193 each contain four master-slave JK ﬂip-ﬂops with the

necessary steering logic to provide the asynchronous reset, load, and synchronous count

up and count down functions.

Each ﬂip-ﬂop contains JK feedback from slave to master, such that a LOW-to-HIGH

transition on the CPD input will decrease the count by one, while a similar transition on the

CPU input will advance the count by one.

One clock should be held HIGH while counting with the other, otherwise the circuit will

either count by twos or not at all, depending on the state of the ﬁrst ﬂip-ﬂop, which cannot

toggle as long as either clock input is LOW. Applications requiring reversible operation

must make the reversing decision while the activating clock is HIGH to avoid erroneous

counts.

The terminal count up (TCU) and terminal count down (TCD) outputs are normally HIGH.

When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW

transition of CPU will cause TCU to go LOW.

TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock.

Likewise, the TCD output will go LOW when the circuit is in the zero state and the

CPD goes LOW. The terminal count outputs can be used as the clock input signals to the

next higher order circuit in a multistage counter, since they duplicate the clock waveforms.

Multistage counters will not be fully synchronous, since there is a slight delay time

difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit.

Information present on the parallel data inputs (D0 to D3) is loaded into the counter and

appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when

the parallel load (PL) input is LOW. A HIGH level on the master reset (MR) input will

disable the parallel load gates, override both clock inputs and set all outputs (Q0 to

74HCT193PW,112相似产品对比

	74HCT193PW,112	74HCT193D,653	74HCT193DB,112	74HC193D,652	74HC193DB,118	74HC193PW,112
描述	HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16	HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16	HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16	HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16	HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16	HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16
Brand Name	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc
是否Rohs认证	符合	符合	符合	符合	符合	符合
厂商名称	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)
零件包装代码	TSSOP	SOP	SSOP1	SOP	SSOP1	TSSOP
包装说明	TSSOP, TSSOP16,.25	SOP, SOP16,.25	SSOP, SSOP16,.3	SOP, SOP16,.25	SSOP, SSOP16,.3	TSSOP, TSSOP16,.25
针数	16	16	16	16	16	16
制造商包装代码	SOT403-1	SOT109-1	SOT338-1	SOT109-1	SOT338-1	SOT403-1
Reach Compliance Code	compli	compli	compli	compli	compli	compli
其他特性	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK
计数方向	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL
系列	HCT	HCT	HCT	HC/UH	HC/UH	HC/UH
JESD-30 代码	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
JESD-609代码	e4	e4	e4	e4	e4	e4
长度	5 mm	9.9 mm	6.2 mm	9.9 mm	6.2 mm	5 mm
负载电容（CL）	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
负载/预设输入	YES	YES	YES	YES	YES	YES
逻辑集成电路类型	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER
最大频率@ Nom-Su	13000000 Hz	13000000 Hz	13000000 Hz	13000000 Hz	13000000 Hz	13000000 Hz
最大I（ol）	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A
工作模式	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
湿度敏感等级	1	1	1	1	1	1
位数	4	4	4	4	4	4
功能数量	1	1	1	1	1	1
端子数量	16	16	16	16	16	16
最高工作温度	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
最低工作温度	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
封装主体材料	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	TSSOP	SOP	SSOP	SOP	SSOP	TSSOP
封装等效代码	TSSOP16,.25	SOP16,.25	SSOP16,.3	SOP16,.25	SSOP16,.3	TSSOP16,.25
封装形状	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
封装形式	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法	BULK PACK	TAPE AND REEL	BULK PACK	BULK PACK	TAPE AND REEL	BULK PACK
峰值回流温度（摄氏度）	240; 260	260	260	260	260	260
电源	5 V	5 V	5 V	2/6 V	2/6 V	2/6 V
传播延迟（tpd）	65 ns	65 ns	65 ns	65 ns	65 ns	65 ns
认证状态	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
座面最大高度	1.1 mm	1.75 mm	2 mm	1.75 mm	2 mm	1.1 mm
最大供电电压 (Vsup)	5.5 V	5.5 V	5.5 V	6 V	6 V	6 V
最小供电电压 (Vsup)	4.5 V	4.5 V	4.5 V	2 V	2 V	2 V
标称供电电压 (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
表面贴装	YES	YES	YES	YES	YES	YES
技术	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
温度等级	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
端子面层	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD
端子形式	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
端子节距	0.65 mm	1.27 mm	0.65 mm	1.27 mm	0.65 mm	0.65 mm
端子位置	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
处于峰值回流温度下的最长时间	30	30	30	30	30	30
触发器类型	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
宽度	4.4 mm	3.9 mm	5.3 mm	3.9 mm	5.3 mm	4.4 mm
最小 fmax	13 MHz	13 MHz	13 MHz	13 MHz	13 MHz	13 MHz
Base Number Matches	1	1	1	1	1	1

74HCT193PW,112

74HCT193PW,112概述

74HCT193PW,112规格参数

文档预览

74HCT193PW,112相似产品对比

推荐资源