电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CYDD04S72V18-167BBI

产品描述Dual-Port SRAM, 64KX72, 11ns, CMOS, PBGA484, 23 X 23 MM, 2.03 MM HEIGHT, 1 MM PITCH, PLASTIC, BGA-484
产品类别存储    存储   
文件大小953KB,共48页
制造商Cypress(赛普拉斯)
下载文档 详细参数 全文预览

CYDD04S72V18-167BBI概述

Dual-Port SRAM, 64KX72, 11ns, CMOS, PBGA484, 23 X 23 MM, 2.03 MM HEIGHT, 1 MM PITCH, PLASTIC, BGA-484

CYDD04S72V18-167BBI规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称Cypress(赛普拉斯)
零件包装代码BGA
包装说明23 X 23 MM, 2.03 MM HEIGHT, 1 MM PITCH, PLASTIC, BGA-484
针数484
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
最长访问时间11 ns
其他特性PIPELINED OR FLOW-THROUGH ARCHITECTURE, IT CAN ALSO OPERATE AT 1.8V.
JESD-30 代码S-PBGA-B484
JESD-609代码e0
长度23 mm
内存密度4718592 bit
内存集成电路类型DUAL-PORT SRAM
内存宽度72
湿度敏感等级3
功能数量1
端子数量484
字数65536 words
字数代码64000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织64KX72
封装主体材料PLASTIC/EPOXY
封装代码BGA
封装形状SQUARE
封装形式GRID ARRAY
并行/串行PARALLEL
峰值回流温度(摄氏度)225
认证状态Not Qualified
座面最大高度2.16 mm
最大供电电压 (Vsup)1.58 V
最小供电电压 (Vsup)1.42 V
标称供电电压 (Vsup)1.5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间30
宽度23 mm

文档预览

下载PDF文档
PRELIMINARY
FullFlex™ Synchronous
DDR Dual-Port SRAM
Features
• True dual-ported memory allows simultaneous access
to the shared array from each port
• Synchronous pipelined operation with selectable
Double Data Rate (DDR) or Single Data Rate (SDR)
operation on each port
— DDR SRAM interface (data transferred at 400 Mbps)
@ 200 MHz
— SDR interface at 250 MHz
— Up to 36-Gb/s bandwidth (250 MHz * 72 bit * 2 ports)
• Selectable pipeline or flow-through mode
• Selectable 1.5V or 1.8V core power supply
• Commercial and Industrial temperature ranges
• IEEE 1149.1 JTAG boundary scan
• Available in 484-ball PBGA Packages and 256-ball
FBGA Packages
• FullFlex72 family
— 36 Mbit: 512K x 72 (CYDD36S72V18)
— 18 Mbit: 256K x 72 (CYDD18S72V18)
— 9 Mbit: 128K x 72 (CYDD09S72V18)
— 4 Mbit: 64K x 72 (CYDD04S72V18)
• FullFlex36 family
— 36 Mbit: 512K x 72 (CYDD36S36V18)
— 18 Mbit: 256K x 72 (CYDD18S36V18)
— 9 Mbit: 128K x 72 (CYDD09S36V18)
— 4 Mbit: 64K x 72 (CYDD04S36V18)
• FullFlex18 family
— 36 Mbit: 1M x 36 (CYDD36S18V18)
— 18 Mbit: 512K x 36 (CYDD18S18V18)
— 9 Mbit: 256K x 36 (CYDD09S18V18)
— 4 Mbit: 128K x 36 (CYDD04S18V18)
• Built-in deterministic access control to manage
address collisions
— Deterministic flag output upon collision detection
— Collision detection on back-to-back clock cycles
— First Busy Address readback
• Advanced features for improved high-speed data
transfer and flexibility
— Variable impedance Matching (VIM)
— Echo clocks
— Selectable LVTTL (3.3V), Extended HSTL
(1.4V–1.9V), 1.8V LVCMOS, or 2.5V LVCMOS I/O on
each port
— Burst counters for sequential memory access
— Mailbox with interrupt flags for message passing
— Dual Chip Enables for easy depth expansion
Functional Description
The FullFlex Dual-Port SRAM families consist of 4-Mbit,
9-Mbit, 18-Mbit, and 36-Mbit synchronous, true dual-port static
RAMs that are high-speed, low-power 1.8V/1.5V CMOS. Two
ports are provided, allowing the array to be accessed simulta-
neously. Simultaneous access to a location triggers determin-
istic access control. For FullFlex72, these ports can operate
independently in DDR mode with 36-bit bus widths or in SDR
mode with 72-bit bus widths. For FullFlex36 and FullFlex18,
the ports operate in DDR mode only. Each port can be
independently configured for two pipeline stages for SDR
mode or 2.5 stages in DDR mode. Each port can also be
configured to operate in pipeline or flow-through mode in SDR
mode.
Advanced features include built-in deterministic access
control to manage address collisions during simultaneous
access to the same memory location, variable impedance
Matching (VIM) to improve data transmission by matching the
output driver impedance to the line impedance, and echo
clocks to improve data transfer.
To reduce the static power consumption, chip enables can be
used to power down the internal circuitry. The number of
cycles of latency before a change in CE0 or CE1 will enable
or disable the databus matches the number of cycles of read
latency selected for the device. In order for a valid write or read
to occur, both chip enable inputs on a port must be active.
Each port contains an optional burst counter on the input
address register. After externally loading the counter with the
initial address, the counter will increment the address inter-
nally.
Additional features of this device include a mask register and
a mirror register to control counter increments and
wrap-around, counter-interrupt (CNTINT) flags to notify that
the counter will reach the maximum value on the next clock
cycle, readback of the burst-counter internal address, mask
register address, and BUSY address on the address lines,
retransmit functionality, mailbox interrupt flags for message
passing, JTAG for boundary scan, and asynchronous Master
Reset (MRST). The logic block diagram in
Figure 1
displays
these features.
The FullFlex72 DDR family of devices is offered in a 484-ball
plastic BGA package. The FullFlex36 and FullFlex18 DDR
only families of devices are offered in a 256-ball fine pitch BGA
package.
Cypress Semiconductor Corporation
Document #: 38-06072 Rev. *E
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised October 11, 2005
关于FLASH PROGRAMMER 无法擦除flash问题
我在使用1m3s板子时,突然下不进程序,怀疑为锁住了,用FLASH PROGRAMMER 进行解锁,解锁后再点击擦除是提示无法擦除flash,一直困扰的问题。 求大神帮忙解答。 下面附图。...
iceman5823 微控制器 MCU
C2000™ 微控制器的必备controlSUITE™ 软件套件
用于 C2000TM微处理器的 controlSUITETM是一套全面的软件基础设施和软件工具集,旨在最大程度地缩短软件开发时间。从特定于器件的驱动程序和支持软件到复杂系统应用中的完整系统示例,controlSU ......
Aguilera 微控制器 MCU
请高手介绍个学习单片机的好网站
请高手介绍个学习单片机的好网站,多谢!...
zhutn 嵌入式系统
电子产业的发展
没有人怀疑,电子产业已经进入了消费电子时代。什么是消费电子时代?我个人的理解是,所谓消费电子时代就是消费者主权时代。几年前PC市场火爆的时候,家电产业有一句名言,大概是这样说的,“如 ......
frozenviolet 汽车电子
稳压管的应用
186474 各位高手,三极管基极和集电极之前串稳压管的作用是啥?减小电流? ...
cddxcdx 模拟电子
STM32F769I-DISCO评测(1)--烧录Demonstration例程
本帖最后由 lb8820265 于 2016-12-20 11:04 编辑 拿到板子后兴奋的体验了一把,然后就开始试着烧录历程了,一路也是曲折不断啊。操作系统是win10 64位,Keil版本是5.22,IAR版本是7.8, ......
lb8820265 stm32/stm8

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2438  935  836  1522  489  39  22  42  46  35 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved