电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CYD36S36V18-133BGI

产品描述Dual-Port SRAM, 1MX36, 13ns, CMOS, PBGA484, 27 X 27 MM, 2.33 MM HEIGHT, 1 MM PITCH, PLASTIC, BGA-484
产品类别存储    存储   
文件大小1MB,共52页
制造商Cypress(赛普拉斯)
下载文档 详细参数 全文预览

CYD36S36V18-133BGI概述

Dual-Port SRAM, 1MX36, 13ns, CMOS, PBGA484, 27 X 27 MM, 2.33 MM HEIGHT, 1 MM PITCH, PLASTIC, BGA-484

CYD36S36V18-133BGI规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称Cypress(赛普拉斯)
零件包装代码BGA
包装说明27 X 27 MM, 2.33 MM HEIGHT, 1 MM PITCH, PLASTIC, BGA-484
针数484
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
最长访问时间13 ns
其他特性PIPELINED OR FLOW-THROUGH ARCHITECTURE, IT CAN ALSO OPERATES AT 1.8V
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
JESD-30 代码S-PBGA-B484
JESD-609代码e0
长度27 mm
内存密度37748736 bit
内存集成电路类型DUAL-PORT SRAM
内存宽度36
湿度敏感等级3
功能数量1
端口数量2
端子数量484
字数1048576 words
字数代码1000000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织1MX36
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码BGA
封装等效代码BGA484,22X22,40
封装形状SQUARE
封装形式GRID ARRAY
并行/串行PARALLEL
峰值回流温度(摄氏度)220
电源1.5/1.8 V
认证状态Not Qualified
座面最大高度2.46 mm
最大待机电流0.7 A
最小待机电流1.4 V
最大压摆率1.33 mA
最大供电电压 (Vsup)1.58 V
最小供电电压 (Vsup)1.42 V
标称供电电压 (Vsup)1.5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度27 mm

文档预览

下载PDF文档
FullFlex
FullFlex™ Synchronous SDR Dual Port SRAM
Features
Functional Description
The FullFlex™ dual port SRAM families consist of 2 Mbit, 4 Mbit,
9 Mbit, 18 Mbit, and 36 Mbit synchronous, true dual port static
RAMs that are high speed, low power 1.8V or 1.5V CMOS. Two
ports are provided, enabling simultaneous access to the array.
Simultaneous access to a location triggers deterministic access
control. For FullFlex72 these ports operate independently with
72-bit bus widths and each port is independently configured for
two pipelined stages. Each port is also configured to operate in
pipelined or flow through mode.
The advanced features include the following:
True dual port memory enables simultaneous access to the
shared array from each port
Synchronous pipelined operation with Single Data Rate (SDR)
operation on each port
SDR interface at 200 MHz
Up to 28.8 Gb/s bandwidth (200 MHz x 72 bit x 2 ports)
Selectable pipelined or flow-through mode
1.5V or 1.8V core power supply
Commercial and Industrial temperature
IEEE 1149.1 JTAG boundary scan
Available in 484-Ball PBGA (x72) and 256-Ball FBGA (x36 and
x18) packages
FullFlex72 family
36 Mbit: 512K x 72 (CYD36S72V18)
18 Mbit: 256K x 72 (CYD18S72V18)
9 Mbit: 128K x 72 (CYD09S72V18)
4 Mbit: 64K x 72 (CYD04S72V18)
FullFlex36 family
36 Mbit: 1M x 36 (CYD36S36V18)
18 Mbit: 512K x 36 (CYD18S36V18)
9 Mbit: 256K x 36 (CYD09S36V18)
4 Mbit: 128K x 36 (CYD04S36V18)
2 Mbit: 64K x 36 (CYD02S36V18)
FullFlex18 family
36 Mbit: 2M x 18 (CYD36S18V18)
18 Mbit: 1M x 18 (CYD18S18V18)
9 Mbit: 512K x 18 (CYD09S18V18)
4 Mbit: 256K x 18 (CYD04S18V18)
Built in deterministic access control to manage address colli-
sions
Deterministic flag output upon collision detection
Collision detection on back-to-back clock cycles
First Busy Address readback
Advanced features for improved high speed data transfer and
flexibility
Variable Impedance Matching (VIM)
Echo clocks
Selectable LVTTL (3.3V), Extended HSTL (1.4V–1.9V), 1.8V
LVCMOS, or 2.5V LVCMOS IO on each port
Burst counters for sequential memory access
Mailbox with interrupt flags for message passing
Dual Chip Enables for easy depth expansion
Built in deterministic access control to manage address colli-
sions during simultaneous access to the same memory location
Variable Impedance Matching (VIM) to improve data trans-
mission by matching the output driver impedance to the line
impedance
Echo clocks to improve data transfer
To reduce the static power consumption, chip enables power
down the internal circuitry. The number of latency cycles before
a change in CE0 or CE1 enables or disables the databus
matches the number of cycles of read latency selected for the
device. For a valid write or read to occur, activate both chip
enable inputs on a port.
Each port contains an optional burst counter on the input address
register. After externally loading the counter with the initial
address, the counter increments the address internally.
Additional device features include a mask register and a mirror
register to control counter increments and wrap around. The
counter interrupt (CNTINT) flags notify the host that the counter
reaches maximum count value on the next clock cycle. The host
reads the burst counter internal address, mask register address,
and busy address on the address lines. The host also loads the
counter with the address stored in the mirror register by using the
retransmit functionality. Mailbox interrupt flags are used for
message passing, and JTAG boundary scan and asynchronous
Master Reset (MRST) are also available. The
Logic Block
Diagram
on page 2 shows these features.
The FullFlex72 is offered in a 484-Ball plastic BGA package. The
FullFlex36 and FullFlex18 are available in 256-Ball fine pitch
BGA package.
Cypress Semiconductor Corporation
Document Number: 38-06082 Rev. *H
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised May 15, 2008
[+] Feedback
LPC800无法成功进入ISP模式
我拿到LPC800就开始了链接,结果在使用FlashMagic过程中怎么也连接不上MCU,点击ISP-->Read Device Signature,无法成功进入ISP模式,参考的链接:http://www.eeboard.com/evaluatio ... 4%BD%9 ......
reayfei NXP MCU
STM32 中断系统
STM32的中断函数应该怎样写 要产生一个USART2 发送寄存器空的中断 然后在中断函数里面写 让IO口LED亮 有没有个模板 不知道怎么写 哦、谢谢了...
duzhiming stm32/stm8
STM8S207R8控制ILI9341驱动初始化不成功
那啥,我是新手,问的问题比较幼稚,别奇怪啊! 最近在做一个小项目,我用STM8S207R8控制ILI9341驱动初始化,根据网上的ILI9341驱动初始化程序,但是初始化不成功,用示波器检查一下,发现从开 ......
a234280158 stm32/stm8
请问POCKETPC2003SDK中有ARMV4I吗 我下的好像只有ARMV4
请问POCKETPC2003SDK中有ARMV4I吗 我下的好像只有ARMV4 各位多多帮忙...
hubo_wh ARM技术
【玩转C2000 Launchpad】 五 C2000新能源方面的应用
C2000在太阳能方面的应用资料参考,从中可以学到很多东西! 109421 比如DIY个太阳能路灯 109422 大家可以在controlSUITE中找到硬件,软件资料 controlSUITE\development_kits\SolarExplorer ......
蓝雨夜 微控制器 MCU
双极型晶体管符号及意义
Cc---集电极电容Ccb---集电极与基极间电容Cce---发射极接地输出电容Ci---输入电容Cib---共基极输入电容Cie---共发射极输入电容Cies---共发射极短路输入电容Cieo---共发射极开路输入电容Cn---中 ......
fighting 模拟电子

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 679  2902  875  2612  219  36  16  53  11  37 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved