电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

K4S643232E-TL70T

产品描述Synchronous DRAM, 2MX32, 5.5ns, CMOS, PDSO86
产品类别存储    存储   
文件大小1MB,共44页
制造商SAMSUNG(三星)
官网地址http://www.samsung.com/Products/Semiconductor/
下载文档 详细参数 选型对比 全文预览

K4S643232E-TL70T概述

Synchronous DRAM, 2MX32, 5.5ns, CMOS, PDSO86

K4S643232E-TL70T规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称SAMSUNG(三星)
包装说明TSSOP, TSSOP86,.46,20
Reach Compliance Codeunknown
最长访问时间5.5 ns
最大时钟频率 (fCLK)143 MHz
I/O 类型COMMON
交错的突发长度1,2,4,8
JESD-30 代码R-PDSO-G86
JESD-609代码e0
内存密度67108864 bit
内存集成电路类型SYNCHRONOUS DRAM
内存宽度32
端子数量86
字数2097152 words
字数代码2000000
最高工作温度70 °C
最低工作温度
组织2MX32
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装等效代码TSSOP86,.46,20
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
电源3.3 V
认证状态Not Qualified
刷新周期4096
连续突发长度1,2,4,8,FP
最大待机电流0.002 A
最大压摆率0.17 mA
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距0.5 mm
端子位置DUAL

K4S643232E-TL70T文档预览

K4S643232E
CMOS SDRAM
2M x 32 SDRAM
512K x 32bit x 4 Banks
Synchronous DRAM
LVTTL
Revision 1.0
October 2000
Samsung Electronics reserves the right to change products or specification without notice.
-1-
Rev. 1.0 (Oct. 2000)
K4S643232E
Revision History
Revision 1.0 (October 20, 2000)
CMOS SDRAM
• Removed Note 5 in page 9. tRDL is set to 2CLK in any case regardless of using AP or frequency
Revision 0.4 (August 24, 2000)
• Updated DC spec
Revision 0.3 (August 1, 2000)
• Changed the wording of tRDL related note for User’ clear understanding
s
Revision 0.2 (July 18, 2000) -
Preliminary
• Removed K4S643232E-40/55/7C
• Changed tSH of K4S643232E-45 from 0.7ns to 1.0ns
Revision 0.0 (March 14, 2000) -
Target Spec.
• Initial draft
-2-
Rev. 1.0 (Oct. 2000)
K4S643232E
512K x 32Bit x 4 Banks Synchronous DRAM
FEATURES
3.3V power supply
LVTTL compatible with multiplexed address
Four banks operation
MRS cycle with address key programs
-. CAS latency (2 & 3)
-. Burst length (1, 2, 4, 8 & Full page)
-. Burst type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the system
clock
Burst read single-bit write operation
DQM for masking
Auto & self refresh
15.6us refresh duty cycle
CMOS SDRAM
GENERAL DESCRIPTION
The K4S643232E is 67,108,864 bits synchronous high data
rate Dynamic RAM organized as 4 x 524,288 words by 32 bits,
fabricated with SAMSUNG′s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock. I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst length and programmable latencies allow the same device
to be useful for a variety of high bandwidth, high performance
memory system applications.
ORDERING INFORMATION
Part NO.
K4S643232E-TC/L45
K4S643232E-TC/L50
K4S643232E-TC/L60
K4S643232E-TC/L70
Max Freq.
222MHz
200MHz
166MHz
143MHz
Interface
LVTTL
Package
86
TSOP(II)
FUNCTIONAL BLOCK DIAGRAM
I/O Control
LWE
LDQM
Data Input Register
Bank Select
512K x 32
Sense AMP
512K x 32
512K x 32
512K x 32
Refresh Counter
Output Buffer
Row Decoder
Row Buffer
DQi
Address Register
CLK
ADD
Column Decoder
Col. Buffer
Latency & Burst Length
LRAS
LCBR
LCKE
LRAS
LCBR
LWE
LCAS
Timing Register
Programming Register
LWCBR
LDQM
CLK
CKE
CS
RAS
CAS
WE
DQM
* Samsung Electronics reserves the right to
change products or specification without
notice.
-3-
Rev. 1.0 (Oct. 2000)
K4S643232E
PIN CONFIGURATION
(Top view)
CMOS SDRAM
V
DD
DQ0
V
DDQ
DQ1
DQ2
V
SSQ
DQ3
DQ4
V
DDQ
DQ5
DQ6
V
SSQ
DQ7
N.C
V
DD
DQM0
WE
CAS
RAS
CS
N.C
BA0
BA1
A10/AP
A0
A1
A2
DQM2
V
DD
N.C
DQ16
V
SSQ
DQ17
DQ18
V
DDQ
DQ19
DQ20
V
SSQ
DQ21
DQ22
V
DDQ
DQ23
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
V
SS
DQ15
V
SSQ
DQ14
DQ13
V
DDQ
DQ12
DQ11
V
SSQ
DQ10
DQ9
V
DDQ
DQ8
N.C
V
SS
DQM1
N.C
N.C
CLK
CKE
A9
A8
A7
A6
A5
A4
A3
DQM3
V
SS
N.C
DQ31
V
DDQ
DQ30
DQ29
V
SSQ
DQ28
DQ27
V
DDQ
DQ26
DQ25
V
SSQ
DQ24
V
SS
86Pin TSOP (II)
(400mil x 875mil)
(0.5 mm Pin pitch)
-4-
Rev. 1.0 (Oct. 2000)
K4S643232E
PIN FUNCTION DESCRIPTION
Pin
CLK
CS
Name
System clock
Chip select
Input Function
Active on the positive going edge to sample all inputs.
CMOS SDRAM
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM.
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disables input buffers for power down mode.
Row/column addresses are multiplexed on the same pins.
Row address : RA
0
~ RA
10
, Column address : CA
0
~ CA
7
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when DQM active.
Data inputs/outputs are multiplexed on the same pins.
Power and ground for the input buffers and the core logic.
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
This pin is recommended to be left No connection on the device.
CKE
Clock enable
A
0
~ A
10
BA0,1
RAS
CAS
WE
DQM0 ~ 3
DQ
0
~
31
V
DD
/V
SS
V
DDQ
/V
SSQ
NC
Address
Bank select address
Row address strobe
Column address strobe
Write enable
Data input/output mask
Data input/output
Power supply/ground
Data output power/ground
No Connection
-5-
Rev. 1.0 (Oct. 2000)

K4S643232E-TL70T相似产品对比

K4S643232E-TL70T K4S643232E-TL50T K4S643232E-TC45T K4S643232E-TC50T K4S643232E-TC70T
描述 Synchronous DRAM, 2MX32, 5.5ns, CMOS, PDSO86 Synchronous DRAM, 2MX32, 4.5ns, CMOS, PDSO86 Synchronous DRAM, 2MX32, 4ns, CMOS, PDSO86 Synchronous DRAM, 2MX32, 4.5ns, CMOS, PDSO86, 0.400 X 0.875 INCH, 0.50 MM PITCH, TSOP2-86 Synchronous DRAM, 2MX32, 5.5ns, CMOS, PDSO86
是否Rohs认证 不符合 不符合 不符合 不符合 不符合
厂商名称 SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星) SAMSUNG(三星)
包装说明 TSSOP, TSSOP86,.46,20 TSSOP, TSSOP86,.46,20 TSSOP, TSSOP86,.46,20 TSOP2, TSSOP86,.46,20 TSSOP, TSSOP86,.46,20
Reach Compliance Code unknown unknown unknown compliant unknown
最长访问时间 5.5 ns 4.5 ns 4 ns 4.5 ns 5.5 ns
最大时钟频率 (fCLK) 143 MHz 200 MHz 222 MHz 200 MHz 143 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON
交错的突发长度 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
JESD-30 代码 R-PDSO-G86 R-PDSO-G86 R-PDSO-G86 R-PDSO-G86 R-PDSO-G86
JESD-609代码 e0 e0 e0 e0 e0
内存密度 67108864 bit 67108864 bit 67108864 bit 67108864 bit 67108864 bit
内存集成电路类型 SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM
内存宽度 32 32 32 32 32
端子数量 86 86 86 86 86
字数 2097152 words 2097152 words 2097152 words 2097152 words 2097152 words
字数代码 2000000 2000000 2000000 2000000 2000000
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C
组织 2MX32 2MX32 2MX32 2MX32 2MX32
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSSOP TSSOP TSSOP TSOP2 TSSOP
封装等效代码 TSSOP86,.46,20 TSSOP86,.46,20 TSSOP86,.46,20 TSSOP86,.46,20 TSSOP86,.46,20
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
电源 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 4096 4096 4096 4096 4096
连续突发长度 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP
最大待机电流 0.002 A 0.002 A 0.002 A 0.002 A 0.002 A
最大压摆率 0.17 mA 0.19 mA 0.2 mA 0.19 mA 0.17 mA
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm
端子位置 DUAL DUAL DUAL DUAL DUAL
8口以上工业级别交换机选型
想做一个8口以上、工业级、10M/100M交换机器,各位大侠有什么好的方案推荐吗? ...
hezeliangl PCB设计
开箱K210和ESP32-S3BOX-LITE
非常感谢EEWORLD和得捷电子提供的入围机会,利用机会下单了两块开发板。我做的项目是利用语音进行智能识别。希望后续能够好好开发。 首先是ESP32-S3BOX-LITE,这是乐鑫公司提供的一块智能AI ......
swzswz DigiKey得捷技术专区
关于编程器测试集成块的问题
我想问下像top853,TOP2007等这些编程器写的支持器件有很多型号,如____RAM-WINBOND W2465, W24128, W24257A, W24257AC, W24M257, 等等,那么我现在有个集成块型号是W24257S-70LL,我想测试下我 ......
eeleader 单片机
EEWORLD大学堂----基于FPGA的SOPC开发流程(英特尔官方教程)
基于FPGA的SOPC开发流程(英特尔官方教程):https://training.eeworld.com.cn/course/5559讲解完整的SOPC开发流程,了解SOPC基本概念及IP核知识...
Lemontree FPGA/CPLD
最火热的物联网未来是什么?
导 读:随着物联网技术在消费者的日常工作和生活中越来越普及,许多人可能会思考:“物联网的未来是什么样子的?” “物联网的未来是什么的?”,小编曾多次问过自己这样 ......
tianwanghulian PCB设计
LM3S811学习体会—LED-USART-TIMER-GPIOINT
上例程,本例程主要包括:1.LED 2.USART 3.TIMER0溢出中断 4.GPIO端口中断 1.LED主要实现六个小灯的轮流闪烁 2.USART 主要是为了能够输出 以便于以后调试(这里调用了UARTprintf函数) 3.TIME ......
lixiaoxu2meng 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 3  1198  1482  1755  904  19  55  1  4  14 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved