CTLDM7002A-M621
SURFACE MOUNT
N-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET
w w w. c e n t r a l s e m i . c o m
DESCRIPTION:
The CENTRAL SEMICONDUCTOR
CTLDM7002A-M621 is a Silicon N-Channel
Enhancement-mode MOSFET in a small, thermally
efficient, TLM™ 2x1mm package.
MARKING CODE: CP
TLM621 CASE
• Device is
Halogen Free
by design
FEATURES:
•
•
•
•
•
•
Low rDS(ON)
Low VDS(ON)
Low Threshold Voltage
Fast Switching
Logic Level Compatible
Small TLM™ 2x1mm Package
UNITS
V
V
V
mA
mA
A
A
W
°C
°C/W
APPLICATIONS:
• Load/Power Switches
• Power Supply Converter Circuits
• Battery Powered Portable Equipment
MAXIMUM RATINGS:
(TA=25°C)
Drain-Source Voltage
Drain-Gate Voltage
Gate-Source Voltage
Continuous Drain Current
Continuous Source Current (Body Diode)
Maximum Pulsed Drain Current
Maximum Pulsed Source Current
Power Dissipation (Note 1)
Operating and Storage Junction Temperature
Thermal Resistance (Note 1)
SYMBOL
VDS
VDG
VGS
ID
IS
IDM
ISM
PD
TJ, Tstg
Θ
JA
60
60
40
280
280
1.5
1.5
0.9
-65 to +150
139
ELECTRICAL CHARACTERISTICS:
(TA=25°C unless otherwise noted)
SYMBOL
TEST CONDITIONS
MIN
IGSSF, IGSSR
IDSS
IDSS
ID(ON)
BVDSS
VGS(th)
VDS(ON)
VDS(ON)
VSD
VGS=20V, VDS=0
VDS=60V, VGS=0
VDS=60V, VGS=0, TJ=125°C
VGS=10V, VDS
=10V
VGS=0, ID=10μA
VDS=VGS, ID=250μA
VGS=10V, ID=500mA
VGS=5.0V, ID=50mA
VGS=0, IS=400mA
33mm
2.
MAX
100
1.0
500
UNITS
nA
μA
μA
mA
V
500
60
1.0
2.5
1.0
0.15
1.2
V
V
V
V
Notes: (1) FR-4 Epoxy PCB with copper mounting pad area of
R2 (17-February 2010)
CTLDM7002A-M621
SURFACE MOUNT
N-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET
ELECTRICAL CHARACTERISTICS - Continued:
(TA=25°C unless otherwise noted)
SYMBOL
TEST CONDITIONS
MIN
MAX
rDS(ON)
VGS=10V, ID=500mA
2.0
rDS(ON)
VGS=10V, ID=500mA, TJ=125°C
3.5
rDS(ON)
rDS(ON)
gFS
Crss
Ciss
Coss
ton, toff
VGS=5.0V, ID=50mA
VGS=5.0V, ID=50mA, TJ=125°C
VDS
=10V,
ID=200mA
VDS=25V, VGS=0, f=1.0MHz
VDS=25V, VGS=0, f=1.0MHz
VDS=25V, VGS=0, f=1.0MHz
VDD=30V, VGS=10V, ID=200mA,
RG=25Ω, RL=150Ω
3.0
5.0
80
5.0
50
15
20
UNITS
Ω
Ω
Ω
Ω
mS
pF
pF
pF
ns
TLM621 CASE - MECHANICAL OUTLINE
SUGGESTED MOUNTING PADS
(Dimensions in mm)
R0
PIN CONFIGURATION
LEAD CODE:
1) Drain
2) Drain
3) Gate
4) Source
5) Drain
6) Drain
*Exposed pad P connects pins 1, 2, 5, and 6
MARKING CODE: CP
R2 (17-February 2010)
w w w. c e n t r a l s e m i . c o m
This datasheet has been downloaded from:
www.EEworld.com.cn
Free Download
Daily Updated Database
100% Free Datasheet Search Site
100% Free IC Replacement Search Site
Convenient Electronic Dictionary
Fast Search System
www.EEworld.com.cn
All Datasheets Cannot Be Modified Without Permission
Copyright © Each Manufacturing Company
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
