CMUDM7005
SURFACE MOUNT
N-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET
w w w. c e n t r a l s e m i . c o m
DESCRIPTION:
The CENTRAL SEMICONDUCTOR CMUDM7005
is an Enhancement-mode N-Channel MOSFET,
manufactured by the N-Channel DMOS Process,
designed for high speed pulsed amplifier and driver
applications. This MOSFET offers Low rDS(ON) and
Low Theshold Voltage.
MARKING CODE: 5C7
SOT-523 CASE
APPLICATIONS:
• Load/Power Switches
• Power Supply Converter Circuits
• Battery Powered Portable Equipment
MAXIMUM RATINGS:
(TA=25°C)
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current (Steady State - Note 1)
Continuous Source Current (Body Diode)
Maximum Pulsed Drain Current
Power Dissipation (Note 1)
Operating and Storage Junction Temperature
FEATURES:
•
•
•
•
•
•
ESD Protection up to 2kV
300mW Power Dissipation
Very Low rDS(ON)
Low Threshold Voltage
Logic Level Compatible
Small, SOT-523 Surface Mount Package
UNITS
V
V
mA
mA
A
mW
°C
SYMBOL
VDS
VGS
ID
IS
IDM
PD
TJ, Tstg
20
8.0
650
280
1.3
300
-65 to +150
ELECTRICAL CHARACTERISTICS:
(TA=25°C unless otherwise noted)
SYMBOL
TEST CONDITIONS
MIN
TYP
IGSSF, IGSSR VGS=4.5V, VDS=0
IDSS
BVDSS
VGS(th)
VSD
rDS(ON)
rDS(ON)
rDS(ON)
rDS(ON)
Qg(tot)
Qgs
Qgd
VDS=16V, VGS=0
VGS=0, ID=250μA
VDS=VGS, ID=250μA
VGS=0, IS=200mA
VGS=4.5V, ID=600mA
VGS=2.5V, ID=500mA
VGS=1.8V, ID=350mA
VGS=1.5V, ID=40mA
VDS=10V, VGS=4.5V, ID=500mA
VDS=10V, VGS=4.5V, ID=500mA
VDS=10V, VGS=4.5V, ID=500mA
20
0.5
MAX
1.0
100
UNITS
μA
nA
V
1.1
1.1
0.23
0.275
0.7
9.5
1.58
0.17
0.24
1.13in
2
V
V
Ω
Ω
Ω
Ω
nC
nC
nC
Notes: (1) Mounted on 2 inch square FR-4 PCB with copper mounting pad area of
R2 (3-March 2011)
CMUDM7005
SURFACE MOUNT
N-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET
ELECTRICAL CHARACTERISTICS:
(TA=25°C unless otherwise noted)
SYMBOL
TEST CONDITIONS
MIN
gFS
VDS=10V, ID=400mA
1.0
Crss
VDS=16V, VGS=0, f=1.0MHz
Ciss
Coss
ton
toff
VDS=16V, VGS=0, f=1.0MHz
VDS=16V, VGS=0, f=1.0MHz
VDD=10V, VGS=4.5V,
VDD=10V, VGS=4.5V,
ID=200mA, RG=10Ω
ID=200mA, RG=10Ω
TYP
18
100
16
10
25
UNITS
S
pF
pF
pF
ns
ns
SOT-523 CASE - MECHANICAL OUTLINE
PIN CONFIGURATION
(Bottom View)
LEAD CODE:
1) Gate
2) Source
3) Drain
MARKING CODE: 5C7
R2 (3-March 2011)
w w w. c e n t r a l s e m i . c o m
This datasheet has been downloaded from:
www.EEworld.com.cn
Free Download
Daily Updated Database
100% Free Datasheet Search Site
100% Free IC Replacement Search Site
Convenient Electronic Dictionary
Fast Search System
www.EEworld.com.cn
All Datasheets Cannot Be Modified Without Permission
Copyright © Each Manufacturing Company