INTEGRATED CIRCUITS
DATA SHEET
SAA7167
YUV-to-RGB Digital-to-Analog
Converter (DAC)
Preliminary specification
Supersedes data of 1995 Jun 13
File under Integrated Circuits, IC22
1995 Nov 03
Philips Semiconductors
Preliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
FEATURES
•
On-chip mixing of digital video data and analog
RGB signals
•
Supports video input format of YUV 4 : 2 : 2, 4 : 1 : 1,
2 : 1 : 1 andRGB 5 : 6 : 5
•
Video input rate up to 50 MHz
•
Allows for both binary and two’s complement video
input data
•
Triple 8-bit DACs for video output
•
Built-in voltage output amplifier
•
Provide keying control with external key and internal
8-bit, 2
×
8-bit and 3
×
8-bit pixel colour key
•
Programmable via the I
2
C-bus
•
5 V CMOS device; LQFP48 package.
GENERAL DESCRIPTION
The SAA7167 is a mixed-mode designed IC containing a
video data path, keying control block, analog mixer, and a
QUICK REFERENCE DATA
SYMBOL
V
DDD
V
DDA
T
amb
digital supply voltage
analog supply voltage
operating ambient temperature
PARAMETER
MIN.
4.75
4.75
0
SAA7167
voltage output amplifier, capable of converting digital video
data to analog RGB video, and then mixing video and
external analog RGB inputs.
The video data path contains a data re-formatter,
YUV-to-RGB colour space matrix as well as triple DACs for
video data processing. An analog mixer performs
multiplexing between DAC outputs of the video path and
external analog RGB inputs.
The final analog outputs are buffered with built-in voltage
output amplifiers to provide the direct driving capability for
a 150
Ω
load. Figure 1 shows the overall block diagram.
The operation of SAA7167 is controlled via the I
2
C-bus.
MAX.
5.25
5.25
70
V
V
UNIT
°C
ORDERING INFORMATION
TYPE
NUMBER
SAA7167
PACKAGE
NAME
LQFP48
DESCRIPTION
plastic low profile quad flat package; 48 leads; body 7
×
7
×
1.4 mm
VERSION
SOT313-2
1995 Nov 03
2
Philips Semiconductors
Preliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
BLOCK DIAGRAM
SAA7167
handbook, full pagewidth
Cref(h)
36
Bin Gin Rin
29 31 33
MIXER
OPAMP
32
Rout
YUV7 to
YUV0
38 to
45
RE-
FORMATTER
YUV
TO
RGB
MATRIX
MUX
8-BIT
DAC
(3×)
MIXER
OPAMP
30
Gout
UV7 to
UV0
46 to 48,
1 to 5
9
HREF
MIXER
OPAMP
28
Bout
SDA
SCL
RES
22
23
24
I
2
C-BUS
CONTROL
SAA7167
CLOCK
GENERATOR
KEYING CONTROL
8
6
VCLK
10
PCLK
21
EXTKEY
13 to 20
MGB743
P7 to P0
Fig.1 Block diagram.
1995 Nov 03
3
Philips Semiconductors
Preliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
PINNING
SYMBOL
UV4
UV3
UV2
UV1
UV0
VCLK
V
DDD
V
SSD
HREF
PCLK
AP
SP
P7
P6
P5
P4
P3
P2
P1
P0
EXTKEY
SDA
SCL
RES
n.c.
V
SSA2
V
DDA2
Bout
Bin
Gout
Gin
Rout
Rin
V
SSA1
V
DDA1
C
ref(h)
1995 Nov 03
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
DESCRIPTION
SAA7167
I/O
I
I
I
I
I
I
I/O
I/O
I
I
I
I
I
I
I
I
I
I
I
I
I
I/O
I
I
−
I/O
I/O
O
I
O
I
O
I
I/O
I/O
I/O
digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R
input data
digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R
input data
digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R
input data
digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R
input data
digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R
input data
video clock input
digital supply voltage
digital ground
horizontal reference input signal
pixel clock input
test pins, normally connected to ground
test pins, normally connected to ground
pixel bus input 7 (for keying control)
pixel bus input 6 (for keying control)
pixel bus input 5 (for keying control)
pixel bus input 4 (for keying control)
pixel bus input 3 (for keying control)
pixel bus input 2 (for keying control)
pixel bus input 1 (for keying control)
pixel bus input 0 (for keying control)
external key signal input
I
2
C-bus data line
I
2
C-bus clock line
set to LOW to reset the I
2
C-bus
not connected
analog ground 2
analog supply voltage 2
analog Blue signal output
analog Blue signal input
analog Green signal output
analog Green signal input
analog Red signal output
analog Red signal input
analog ground 1
analog supply voltage 1
capacitor for reference high voltage output (2.25 V)
4
Philips Semiconductors
Preliminary specification
YUV-to-RGB Digital-to-Analog
Converter (DAC)
SYMBOL
n.c.
YUV7
YUV6
YUV5
YUV4
YUV3
YUV2
YUV1
YUV0
UV7
UV6
UV5
PIN
37
38
39
40
41
42
43
44
45
46
47
48
not connected
DESCRIPTION
SAA7167
I/O
−
I
I
I
I
I
I
I
I
I
I
I
digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
digital video Y or UV (of YUV format 2 : 1 : 1) input data, or digital G and B input data
digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R
input data
digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R
input data
digital video UV (of YUV format 4 : 1 : 1 and 4 : 2 : 2) input data, or digital G and R
input data
38 YUV7
41 YUV4
45 YUV0
40 YUV5
39 YUV6
42 YUV3
44 YUV1
43 YUV2
46 UV7
48 UV5
47 UV6
index
corner
37 n.c.
UV4
UV3
UV2
UV1
UV0
VCLK
VDDD
VSSD
HREF
1
2
3
4
5
6
7
8
9
36 Cref(h)
35 VDDA1
34 VSSA1
33 Rin
32 Rout
SAA7167
31 Gin
30 Gout
29 Bin
28 Bout
27 VDDA2
26 VSSA2
25 n.c.
PCLK 10
AP 11
SP 12
EXTKEY 21
SDA 22
RES 24
P7 13
P6 14
P5 15
P4 16
P3 17
P2 18
P1 19
P0 20
SCL 23
MGB744
Fig.2 Pin configuration.
1995 Nov 03
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
