电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SAA7118E

产品描述IC COLOR SIGNAL DECODER, PBGA156, 15 X 15 MM, 1.05 MM HEIGHT, PLASTIC, MO-192, SOT-700-1, BGA-156, Color Signal Converter
产品类别其他集成电路(IC)    消费电路   
文件大小845KB,共177页
制造商NXP(恩智浦)
官网地址https://www.nxp.com
标准
下载文档 详细参数 选型对比 全文预览

SAA7118E概述

IC COLOR SIGNAL DECODER, PBGA156, 15 X 15 MM, 1.05 MM HEIGHT, PLASTIC, MO-192, SOT-700-1, BGA-156, Color Signal Converter

SAA7118E规格参数

参数名称属性值
是否Rohs认证符合
厂商名称NXP(恩智浦)
零件包装代码BGA
包装说明LBGA, BGA156,14X14,40
针数156
制造商包装代码SOT-700-1
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性IT ALSO REQUIRES 3V TO 3.6V SUPPLY
商用集成电路类型COLOR SIGNAL DECODER
JESD-30 代码S-PBGA-B156
长度15 mm
功能数量1
端子数量156
最高工作温度70 °C
最低工作温度
封装主体材料PLASTIC/EPOXY
封装代码LBGA
封装等效代码BGA156,14X14,40
封装形状SQUARE
封装形式GRID ARRAY, LOW PROFILE
峰值回流温度(摄氏度)260
电源3.3 V
认证状态Not Qualified
座面最大高度1.65 mm
最大供电电压 (Vsup)3.5 V
最小供电电压 (Vsup)3.1 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间40
宽度15 mm

SAA7118E文档预览

SAA7118
Multistandard video decoder with adaptive comb filter and
component video input
Rev. 07 — 7 July 2008
Product data sheet
1. General description
The SAA7118 is a multistandard comb filter video decoder supporting various
applications to capture analog video; it includes digitizing of component formats Y-P
B
-P
R
and RGB, and is providing high quality, optionally scaled video.
The SAA7118 is a combination of a four-channel analog preprocessing circuit including
source selection, anti-aliasing filter and Analog-to-Digital Converter (ADC) with
succeeding decimation filters from 27 MHz to 13.5 MHz data rate. Each preprocessing
channel comes with an automatic clamp and gain control. The SAA7118 combines a
Clock Generation Circuit (CGC), a digital multistandard decoder containing
two-dimensional chrominance/luminance separation by an adaptive comb filter and a high
performance scaler, including variable horizontal and vertical up and downscaling and a
brightness, contrast and saturation control circuit.
It is a highly integrated circuit for desktop video and similar applications. The decoder is
based on the principle of line-locked clock decoding and is able to decode the color of
PAL, SECAM and NTSC signals into ITU 601 compatible color component values. The
SAA7118 accepts CVBS or S-video (Y/C) as analog inputs from TV or VCR sources,
including weak and distorted signals as well as baseband component signals Y-P
B
-P
R
or
RGB. An expansion port (X port) for digital video (bidirectional half duplex, D1 compatible)
is also supported to connect to MPEG or a video phone codec. At the so called image port
(I port) the SAA7118 supports 8-bit or 16-bit wide output data with auxiliary reference
data for interfacing to VGA controllers.
The target application for the SAA7118 is to capture and scale video images, to be
provided as a digital video stream through the image port of a VGA controller, for capture
to system memory, or just to provide digital baseband video to any picture improvement
processing.
The SAA7118 also provides a means for capturing the serially coded data in the Vertical
Blanking Interval (VBI) data. Two principal functions are available:
1. To capture raw video samples, after interpolation to the required output data rate, via
the scaler
2. A versatile data slicer (data recovery) unit
The SAA7118 also incorporates field-locked audio clock generation. This function ensures
that there is always the same number of audio samples associated with a field, or a set of
fields. This prevents the loss of synchronization between video and audio during capture
or playback.
All of the ADCs may be used to digitize a Vestigial Side Band (VSB) signal for subsequent
decoding; a dedicated output port and a selectable VSB clock input is provided.
NXP Semiconductors
SAA7118
Multistandard video decoder with adaptive comb filter
The circuit is I
2
C-bus controlled (full write/read capability for all programming registers, bit
rate up to 400 kbit/s).
2. Features
2.1 Video acquisition/clock
I
Up to sixteen analog CVBS, split as desired (all of the CVBS inputs optionally can be
used to convert e.g. VSB signals)
I
Up to eight analog Y + C inputs, split as desired
I
Up to four analog component inputs, with embedded or separate sync, split as desired
I
Four on-chip anti-aliasing filters in front of the ADCs
I
Automatic Clamp Control (ACC) for CVBS, Y and C (or VSB) and component signals
I
Switchable white peak control
I
Four 9-bit low noise CMOS ADCs running at twice the oversampling rate (27 MHz)
I
Fully programmable static gain or Automatic Gain Control (AGC), matching to the
particular signal properties
I
On-chip line-locked clock generation in accordance with
“ITU 601”
I
Requires only one crystal (32.11 MHz or 24.576 MHz) for all standards
I
Horizontal and vertical sync detection
2.2 Video decoder
I
Digital Phase-Locked Loop (PLL) for synchronization and clock generation from all
standards and non-standard video sources e.g. consumer grade VTR
I
Automatic detection of any supported color standard
I
Luminance and chrominance signal processing for PAL B, G, D, H, I and N,
combination PAL N, PAL M, NTSC M, NTSC-Japan, NTSC 4.43 and SECAM
I
Adaptive 2/4-line comb filter for two dimensional chrominance/luminance separation,
also with VTR signals
N
Increased luminance and chrominance bandwidth for all PAL and NTSC standards
N
Reduced cross color and cross luminance artefacts
I
PAL delay line for correcting PAL phase errors
I
Brightness Contrast Saturation (BCS) adjustment, separately for composite and
baseband signals
I
User programmable sharpness control
I
Detection of copy-protected signals according to the Macrovision standard, indicating
level of protection
I
Independent gain and offset adjustment for raw data path
2.3 Component video processing
I
I
I
I
RGB component inputs
Y-P
B
-P
R
component inputs
Fast blanking between CVBS and synchronous component inputs
Digital RGB to Y-C
B
-C
R
matrix
SAA7118_7
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 7 July 2008
2 of 177
NXP Semiconductors
SAA7118
Multistandard video decoder with adaptive comb filter
2.4 Video scaler
I
Horizontal and vertical downscaling and upscaling to randomly sized windows
I
Horizontal and vertical scaling range: variable zoom to
1
64
(icon) (it should be noted
that the H and V zoom are restricted by the transfer data rates)
I
Anti-alias and accumulating filter for horizontal scaling
I
Vertical scaling with linear phase interpolation and accumulating filter for anti-aliasing
(6-bit phase accuracy)
I
Horizontal phase correct up and downscaling for improved signal quality of scaled
data, especially for compression and video phone applications, with 6-bit phase
accuracy (1.2 ns step width)
I
Two independent programming sets for scaler part, to define two ‘ranges’ per field or
sequences over frames
I
Fieldwise switching between decoder part and expansion port (X port) input
I
Brightness, contrast and saturation controls for scaled outputs
2.5 VBI data decoder and slicer
I
Versatile VBI data decoder, slicer, clock regeneration and byte synchronization e.g. for
World Standard Teletext (WST), North American Broadcast Text System (NABTS),
closed caption, Wide Screen Signalling (WSS), etc.
2.6 Audio clock generation
I
Generation of a field-locked audio master clock to support a constant number of audio
clocks per video field
I
Generation of an audio serial and left/right (channel) clock signal
2.7 Digital I/O interfaces
I
Real-time signal port (R port), inclusive continuous line-locked reference clock and
real-time status information supporting RTC level 3.1 (refer to document
“RTC Functional Specification”
for details)
I
Bidirectional expansion port (X port) with half duplex functionality (D1), 8-bit Y-C
B
-C
R
:
N
Output from decoder part, real-time and unscaled
N
Input to scaler part, e.g. video from MPEG decoder (extension to 16-bit possible)
I
Video image port (I port) configurable for 8-bit data (extension to 16-bit possible) in
master mode (own clock), or slave mode (external clock), with auxiliary timing and
handshake signals
I
Discontinuous data streams supported
I
32-word
×
4-byte FIFO register for video output data
I
28-word
×
4-byte FIFO register for decoded VBI data output
I
Scaled 4 : 2 : 2, 4 : 1 : 1, 4 : 2 : 0, 4 : 1 : 0 Y-C
B
-C
R
output
I
Scaled 8-bit luminance only and raw CVBS data output
I
Sliced, decoded VBI data output
2.8 Miscellaneous
I
Power-on control
I
5 V tolerant digital inputs and I/O ports
SAA7118_7
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 7 July 2008
3 of 177
NXP Semiconductors
SAA7118
Multistandard video decoder with adaptive comb filter
I
Software controlled power saving standby modes supported
I
Programming via serial I
2
C-bus, full read back ability by an external controller, bit rate
up to 400 kbit/s
I
Boundary scan test circuit complies with the
“IEEE Std. 1149.b1 - 1994”.
3. Applications
I
I
I
I
I
I
I
I
I
I
I
I
I
PC-video capture and editing
Personal video recorders (time shifting)
Cable, terrestrial, and satellite set-top boxes
Internet terminals
Flat-panel monitors
DVD recordable players
AV-ready hard-disk drivers
Digital televisions/scan conversion
Video surveillance/security
Video editing/postproduction
Video phones
Video projectors
Digital VCRs
SAA7118_7
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 7 July 2008
4 of 177
NXP Semiconductors
SAA7118
Multistandard video decoder with adaptive comb filter
4. Quick reference data
Table 1.
Symbol
V
DDD
V
DDA
T
amb
P
tot(A+D)
Quick reference data
Parameter
digital supply voltage
analog supply voltage
ambient temperature
total power dissipation analog and
digital part
component mode
[1]
Conditions
Min
3.0
3.1
0
-
Typ
3.3
3.3
-
1105
Max
3.6
3.5
70
1350
Unit
V
V
°C
mW
[1]
8-bit image port output mode, expansion port is 3-stated.
5. Ordering information
Table 2.
Ordering information
Package
Name
SAA7118E
SAA7118H
LBGA156
QFP160
Description
plastic low profile ball grid array package; 156 balls;
body 15
×
15
×
1.05 mm
plastic quad flat package; 160 leads (lead length 1.6 mm);
body 28
×
28
×
3.4 mm; high stand-off height
Version
SOT700-1
SOT322-2
Type number
SAA7118_7
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 7 July 2008
5 of 177

SAA7118E相似产品对比

SAA7118E SAA7118E/V1/M5,557 SAA7118E/V1/M5,518 SAA7118HBB SAA7118H/V1,557
描述 IC COLOR SIGNAL DECODER, PBGA156, 15 X 15 MM, 1.05 MM HEIGHT, PLASTIC, MO-192, SOT-700-1, BGA-156, Color Signal Converter IC COLOR SIGNAL DECODER, PBGA156, 15 X 15 MM, 1.15 MM HEIGHT, LEAD FREE, PLASTIC, MS-034, SOT-472-1, BGA-156, Color Signal Converter IC COLOR SIGNAL DECODER, PBGA156, 15 X 15 MM, 1.15 MM HEIGHT, LEAD FREE, PLASTIC, MS-034, SOT-472-1, BGA-156, Color Signal Converter IC COLOR SIGNAL DECODER, PQFP160, 28 X 28 MM, 3.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-022, SOT322-2 , QFP-160, Color Signal Converter IC COLOR SIGNAL DECODER, PQFP160, 28 X 28 MM, 3.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-022, SOT322-2 , QFP-160, Color Signal Converter
是否Rohs认证 符合 符合 符合 符合 符合
厂商名称 NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦) NXP(恩智浦)
零件包装代码 BGA BGA BGA QFP QFP
包装说明 LBGA, BGA156,14X14,40 15 X 15 MM, 1.15 MM HEIGHT, LEAD FREE, PLASTIC, MS-034, SOT-472-1, BGA-156 15 X 15 MM, 1.15 MM HEIGHT, LEAD FREE, PLASTIC, MS-034, SOT-472-1, BGA-156 28 X 28 MM, 3.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-022, SOT322-2 , QFP-160 QFP, QFP160,1.2SQ
针数 156 156 156 160 160
Reach Compliance Code compliant unknown unknown unknown compliant
其他特性 IT ALSO REQUIRES 3V TO 3.6V SUPPLY IT ALSO REQUIRES 3V TO 3.6V SUPPLY IT ALSO REQUIRES 3V TO 3.6V SUPPLY IT ALSO REQUIRES 3V TO 3.6V SUPPLY IT ALSO REQUIRES 3V TO 3.6V SUPPLY
商用集成电路类型 COLOR SIGNAL DECODER COLOR SIGNAL DECODER COLOR SIGNAL DECODER COLOR SIGNAL DECODER COLOR SIGNAL DECODER
JESD-30 代码 S-PBGA-B156 S-PBGA-B156 S-PBGA-B156 S-PQFP-G160 S-PQFP-G160
长度 15 mm 15 mm 15 mm 28 mm 28 mm
功能数量 1 1 1 1 1
端子数量 156 156 156 160 160
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LBGA BGA BGA QFP QFP
封装等效代码 BGA156,14X14,40 BGA156,14X14,40 BGA156,14X14,40 QFP160,1.2SQ QFP160,1.2SQ
封装形状 SQUARE SQUARE SQUARE SQUARE SQUARE
封装形式 GRID ARRAY, LOW PROFILE GRID ARRAY GRID ARRAY FLATPACK FLATPACK
峰值回流温度(摄氏度) 260 260 260 245 245
电源 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.65 mm 1.75 mm 1.75 mm 4.07 mm 4.07 mm
最大供电电压 (Vsup) 3.5 V 3.5 V 3.5 V 3.5 V 3.5 V
最小供电电压 (Vsup) 3.1 V 3.1 V 3.1 V 3.1 V 3.1 V
表面贴装 YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 BALL BALL BALL GULL WING GULL WING
端子节距 1 mm 1 mm 1 mm 0.65 mm 0.65 mm
端子位置 BOTTOM BOTTOM BOTTOM QUAD QUAD
处于峰值回流温度下的最长时间 40 30 30 40 30
宽度 15 mm 15 mm 15 mm 28 mm 28 mm
制造商包装代码 SOT-700-1 SOT-472-1 SOT-472-1 - -
是否无铅 - 不含铅 不含铅 - 不含铅
湿度敏感等级 - 3 3 - 3
EEWORLD大学堂----潘文明至简设计法系列教程高效的verilog设计模板
潘文明至简设计法系列教程高效的verilog设计模板:https://training.eeworld.com.cn/course/4146...
xuehua_12 FPGA/CPLD
LM3S811 DS18B20单点测温
用LM3S811的Timer计时处理的DS18B20时序。工程仅写了DS18B20单点检测温度,暂时没写多点测试读取序列号,选择测温。 函数串口显示值只计算了实数部分,小数部分类似处理~~~ 注意用作时序总线 ......
秋——kid 微控制器 MCU
十万火急,有哪个朋友可以把PID程序和现象形象的说明下不??
要直接了当点的程序和现象,,,,太理论化的我看不明白,,,着急...
pyy1980 单片机
<<和>>
我是刚开始学习单片机的,看了一个例子 有个语句没搞明白,请高手指点 ldi r16,(1...
rogel 嵌入式系统
单电压基准与双电压基准的对决-II
我们将从三个方面,即他们输出之间的总体误差、漂移跟踪和匹配,来比较这三种解决方案的性能。 总体误差 方程式 (1) 将用百分比 (%) 给出的技术规格转换为百万分比 (ppm) 表示的技术规 ......
Aguilera 模拟与混合信号
今天第一次用VS2005+WINCE6.0编译BSP包出现错误,受打击了
错误信息: BUILD: Other 0 6 1 想问下各位大虾,这个OTHER错误是WINCE编译 哪个阶段错误??呵呵~~~...
atengznb 嵌入式系统

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2407  2876  365  2609  2928  49  58  8  53  59 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved