NJM2842
Very Low Output Low Dropout Regulator
GENERAL DESCRIPTION
The NJM2842 is a very low output voltage, low drop out
regulators.
It delivers up to 1A output current with the output voltage of
0.8 to 1.8V.
The use of an external bias voltage can improve the
transient response and the ripple rejection characteristics
while maintaining minimum input to output voltage.
PACKAGE OUTLINE
NJM2842U2
NJM2842KH1
FEATURES
•
Output Voltage Range
0.8V to 1.8V
•
High Ripple Rejection
91 dB typ.( V
O
=1.2V)
•
Output Noise Voltage
V
NO
=44
µVrms
•
Output Current
I
O
(max)=1.0A
•
High Precision Output
V
O
±1.0%
•
Dual Supply Voltage Type
V
IN
, V
BIAS
(sequence free)
•
High Stability for Load
0.002%/mA (max)
•
Output Capacitor with 4.7µF ceramic capacitor (V
O
>1.0V)
•
Low Dropout Voltage
0.2V typ. @I
O
=600mA
•
ON/OFF Control
•
Built-in Thermal Overload Protection and Short Circuit Current Limit Protection
•
Bipolar Technology
•
Package Outline
SOT-89-5, ESON6-H1, TO252-5
PIN CONNECTION
5
2
4
6
5
4
1
2
3
NJM2842DL3
1
2
3
1. CONTROL
2. GND
3. V
OUT
4. V
IN
5.V
BIAS
1
2
3
6
5
4
Exposed Pad
1. V
OUT
2. V
BIAS
3. N.C.
4. CONTROL
5. GND
6. V
IN
3
1. CONTROL
2. V
OUT
3. GND
4. V
IN
5.V
BIAS
NJM2842DL3
12 3 4 5
NJM2842U2
NJM2842KH1
（Connected
to GND）
BLOCK DIAGRAM
V
IN
V
BIAS
Thermal
Protection
Bandgap
Reference
V
OUT
CONTROL
Over Current
Protection
GND
Ver.2011-02-18
-1-
NJM2842
OUTPUT VOLTAGE RANK
Device Name
SOT-89-5
NJM2842U2-008
NJM2842U2-010
NJM2842U2-012
NJM2842U2-015
NJM2842U2-018
V
out
0.8V
1.0V
1.2V
1.5V
1.8V
Device Name
ESON6-H1
NJM2842KH1-008
NJM2842KH1-010
NJM2842KH1-012
NJM2842KH1-015
NJM2842KH1-018
V
out
0.8V
1.0V
1.2V
1.5V
1.8V
Device Name
TO252-5
NJM2842DL3-012
V
out
1.2V
Available Fixed Output Voltage Setting Range: 0.8V to 1.8V
ABABSOLUTE MAXIMUM RATINGS
PARAMETER
SYNBOL
Input Voltage
V
IN
Bias Voltage
V
BIAS
Control Voltage
V
CONT
SOT-89-5
Power Dissipation
P
D
TO252-5
ESON6-H1
Operating Temperature
Storage Temperature
Topr
Tstg
RATINGS
+7
+7
+7
625 (*1)
2400 (*2)
1190(*1)
3125(*2)
440 (*3)
1200 (*4)
(Ta=25°C)
UNIT
V
V
V
mW
-40∼+85
°C
-50∼+150
°C
(*1): Mounted on glass epoxy board. (76.2x 114.3x1.6mm:EIA/JDEC standard size, 2Layers, copper area 100mm
2
)
(*2): Mounted on glass epoxy board. (76.2x 114.3x1.6mm:EIA/JDEC standard size, 4Layers)
(4Layers inner foil : 74.2 x 74.2mm Applying a thermal via hall to a board based on JEDEC standard JESD51-5)
(*3): Mounted on glass epoxy board based on EIA/JEDEC. (101.5x 114.57x1.6mm, 2Layers, Use the Exposed Pad)
(*4): Mounted on glass epoxy board based on EIA/JEDEC. (101.5x 114.57x1.6mm, 4Layers, Use the Exposed Pad)
(4 Layers, Internal foil area: 99.5×99.5mm, Based on JEDEC Standard JESD51-5, used a Thermal Via Hole)
BIAS VOLTAGE INPUT RANGE
V
BIAS
= +2.5V to +5.5V (V
O
<1.5V)
V
BIAS
= +V
O
+1V to +5.5V (V
O
≥1.5V)
-2-
Ver.2011-02-18
NJM2842
ELECTRICAL CHARACTERISTICS
(V
BIAS
=2.5V(Vo≥1.5V: V
BIAS
=V
O
+1V), V
IN
=Vo+1V, C
BIAS
=0.1µF, C
IN
=4.7µF, C
O
=4.7µF, Ta=25˚C)
PARAMETER
Output Voltage
Unloaded Bias Current
Unloaded Input Current
Bias Current at Control OFF
Input Current at Control OFF
Output Current
Line Regulation 1 (V
BIAS
)
Line Regulation 2 (V
IN
)
Load Regulation
Dropout Voltage
Ripple Rejection Ratio 1 (V
BIAS
)
Ripple Rejection Ratio 2 (V
IN
)
Average Temperature Coefficient
of Output Voltage
Output Noise Voltage
Control Current
Control Voltage for ON-state
Control Voltage for OFF-state
Bias Voltage
Input Voltage
•
Table1
Voltage
Rank
0.8V
1.0V
1.2V
1.5V
1.8V
SYMBOL
V
O
I
BIAS
I
IN
I
BIAS(OFF)
I
IN(OFF)
I
O
∆V
O
/∆V
BIAS
∆V
O
/∆V
IN
∆V
O
/∆I
O
∆V
I-O
TEST CONDITION
I
O
=30mA
I
O
=0mA, except I
CONT
I
O
=0mA, except I
CONT
V
CONT
=0V
V
CONT
=0V
V
O
×
0.9V
V
BIAS
=2.5V to V
O
+5.5V(V
O
<1.5V)
V
BIAS
=V
O
+1V to
V
O
+5.5V(V
O
≥1.5V)
I
O
=30
mA
V
IN
=V
O
+1V to V
O
+5.5V, I
O
=30
mA
MIN.
-1.0%
-
-
-
-
1000
-
-
-
-
TYP.
-
300
-
-
-
1700
-
-
-
0.10
MAX.
+1.0%
500
20
100
100
-
0.10
0.10
0.002
0.18
UNIT
V
µA
µA
nA
nA
mA
%/V
%/V
%/mA
V
dB
dB
I
O
=30 to 500mA
I
O
=600mA
V
BIAS
=3.5V,
RR1(V
BIAS
) ebias=200mVrms, f=1kHz,
I
O
=10mA
ebias=200mVrms, f=1kHz,
RR2(V
IN
)
I
O
=10mA
∆V
O
/∆Ta
V
NO
I
CONT
I
CONT(ON)
V
CONT(ON)
V
BIAS
V
IN
Ta=0 to +85°C, I
O
=10mA
f=10Hz to 80kHz, I
O
=10mA
V
CONT
=1.6V
Refer to Table 1
Refer to Table 1
-
±50
-
ppm/°C
µVrms
µA
V
V
V
V
Refer to Table 1
-
3
12
1.6
-
-
-
-
0.6
-
-
5.5
-
-
5.5
MIN.
-
-
-
-
-
RR1(V
BIAS
)
TYP.
MAX.
77
-
75
-
73
-
71
-
70
-
UNIT
MIN.
-
-
-
-
-
RR2(V
IN
)
TYP.
MAX.
93
-
92
-
91
-
90
-
89
-
UNIT
MIN.
-
-
-
-
-
dB
V
NO
TYP.
MAX.
34
-
38
-
44
-
47
-
51
-
UNIT
µVrms
Ver.2011-02-18
-3-
NJM2842
TEST CIRCUIT
I
BIAS
I
IN
A
V
BIAS
V
BIAS
V
IN
A
0.1µF
0.1µF
I
CONT
NJM2842
V
IN
A
V
V
CONT
CONTROL
GND
V
OUT
(*3)
4.7µF
(Ceramic)
I
OUT
V
V
OUT
(*3) Vo≤1.0V version: Co=4.7µF (Ceramic)
TYPICAL APPLICATION
a) In case of where ON/OFF control is not required:
V
BIAS
0.1µF
V
BIAS
V
IN
V
IN
0.1µF
NJM2842
R
CONTROL
GND
V
OUT
V
OUT
(*4)
4.7µF
(*4) Vo
≤
1.0V version: Co=4.7
µ
F
You shall connect control terminal to V
BIAS
terminal.
Though the I
CONT
decreases by inserting "R" to between Control terminal and V
BIAS
terminal, the minimum operating voltage is
increased due to the resister "R".
-4-
Ver.2011-02-18
NJM2842
b) In use of ON/OFF control:
V
BIAS
V
BIAS
V
IN
V
IN
0.1µF
R
NJM2842
0.1µF
CONTROL
GND
V
OUT
V
OUT
(*4)
4.7µF
(*4) Vo
≤
1.0V version: Co=2.2
µ
F
State of control terminal:
“H”
→
output is enabled.
“L” or “open”→ output is disabled.
*Regarding
a Bias Capacitance (C
BIAS
) and an Input Capacitance (C
IN
)
C
BIAS
and C
IN
have the effect that prevents the oscillation at the time of the following condition.
When Source impedance is high.
When V
IN
and/or GND line is long.
Therefore, you shall connect the C
BIAS
and C
IN
that recommendation value or larger (C
BIAS
≥
0.1
µ
F, C
IN
≥
0.1
µ
F) so that
lines that V
BIAS
-GND and V
IN
-GND become as short as possible.
*Output Capacitance Co
Output capacitor (Co) will be required for a phase compensation of the internal error amplifier.
The capacitance and the equivalent series resistance (ESR) influence to stable operation of the regulator.
This product is designed to work with a low ESR capacitor (Co). However use of recommended
capacitance or larger value is effective for stable operation.
Use of a smaller Co may cause excess output noise or oscillation of the regulator due to lack of the
phase compensation.
Therefore use Co with the recommended capacitance or larger value and connect between Vo terminal and GND
terminal with shortest path. The recommended capacitance depends on the output voltage rank. Low voltage
regulator requires larger value Co. Thus, check the recommended capacitance for each output voltage rank.
Use of a larger Co reduces output noise and ripple output, and also improves output transient response a
gainst rapid load change.
Ver.2011-02-18
-5-
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
