电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SY10E111LEJZTR

产品描述5V/3.3V 1:9 DIFFERENTIAL CLOCK DRIVER
产品类别逻辑    逻辑   
文件大小149KB,共7页
制造商Microchip(微芯科技)
官网地址https://www.microchip.com
标准
下载文档 详细参数 全文预览

SY10E111LEJZTR概述

5V/3.3V 1:9 DIFFERENTIAL CLOCK DRIVER

SY10E111LEJZTR规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称Microchip(微芯科技)
零件包装代码QLCC
包装说明QCCJ,
针数28
Reach Compliance Codecompli
系列10E
输入调节DIFFERENTIAL
JESD-30 代码S-PQCC-J28
JESD-609代码e3
长度11.48 mm
逻辑集成电路类型LOW SKEW CLOCK DRIVER
湿度敏感等级2
功能数量1
反相输出次数
端子数量28
实输出次数9
最高工作温度70 °C
最低工作温度
封装主体材料PLASTIC/EPOXY
封装代码QCCJ
封装形状SQUARE
封装形式CHIP CARRIER
峰值回流温度(摄氏度)245
传播延迟(tpd)0.73 ns
认证状态Not Qualified
Same Edge Skew-Max(tskwd)0.05 ns
座面最大高度4.37 mm
最大供电电压 (Vsup)3.8 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术ECL
温度等级COMMERCIAL
端子面层Matte Tin (Sn)
端子形式J BEND
端子节距1.27 mm
端子位置QUAD
处于峰值回流温度下的最长时间40
宽度11.48 mm

文档预览

下载PDF文档
Micrel, Inc.
5V/3.3V 1:9 DIFFERENTIAL
CLOCK DRIVER (w/ENABLE)
SY10E111AE/LE
SY100E111AE/LE
Precision Edge
®
SY10E111AE/LE
Precision Edge
®
SY100E111AE/LE
FEATURES
5V and 3.3V power supply options
200ps part-to-part skew
50ps output-to-output skew
Differential design
V
BB
output
Enable Input
Voltage and temperature compensated outputs
Precision Edge
®
DESCRIPTION
The SY10/100E111AE/LE are low skew 1-to-9 differential
drivers designed for clock distribution in mind. The SY10/
100E111AE/LE's function and performance are similar to
the popular SY10/100E111, with the improvement of lower
jitter and the added feature of low voltage operation. It
accepts one signal input, which can be either differential or
single-ended if the V
BB
output is used. The signal is fanned
out to 9 identical differential outputs. An enable input is
also provided such that a logic HIGH disables the device by
forcing all Q outputs LOW and all Q outputs HIGH.
The E111AE/LE is specifically designed, modeled and
produced with low skew as the key goal. Optimal design
and layout serve to minimize gate to gate skew within a
device, and empirical modeling is used to determine process
control limits that ensure consistent t
pd
distributions from
lot to lot. The net result is a dependable, guaranteed low
skew device.
To ensure that the tight skew specification is met it is
necessary that both sides of the differential output are
terminated into 50Ω, even if only one side is being used. In
most applications, all nine differential pairs will be used
and therefore terminated. In the case where fewer that
nine pairs are used, it is necessary to terminate at least the
output pairs on the same package side as the pair(s) being
used on that side, in order to maintain minimum skew.
Failure to do this will result in small degradations of
propagation delay (on the order of 10-20ps) of the output(s)
being used which, while not being catastrophic to most
designs, will mean a loss of skew margin.
The E111AE/LE, as with most other ECL devices, can
be operated from a positive V
CC
supply in PECL mode.
This allows the E111AE/LE to be used for high performance
clock distribution in +5V/+3.3V systems. Designers can
take advantage of the E111AE/LE's performance to
distribute low skew clocks across the backplane or the
board. In a PECL environment, series or Thevenin line
terminations are typically used as they require no additional
power supplies. For systems incorporating GTL, parallel
termination offers the lowest power by taking advantage of
the 1.2V supply as terminating voltage.
75K
input pulldown resistors
Fully compatible with Motorola MC10/100E111
Available in 28-pin PLCC package
BLOCK DIAGRAM
Q
0
Q
0
Q
1
Q
1
Q
2
Q
2
Q
3
Q
3
IN
IN
Q
4
Q
4
Q
5
EN
Q
5
Q
6
Q
6
Q
7
Q
7
Q
8
V
BB
Q
8
PIN NAMES
Pin
IN, IN
EN
Q
0
, Q
0
— Q
8
, Q
8
V
BB
V
CCO
Function
Differential Input Pair
Enable Input
Differential Outputs
V
BB
Output
V
CC
to Output
Precision Edge is a registered trademark of Micrel, Inc.
M9999-030509
hbwhelp@micrel.com or (408) 955-1690
Rev.: K
Amendment: /0
March 2009
1
Rev. Date:
stm32l053r8 定时器 uart串口
l053r8 中的例程, uart-compolling 和 timebase, 分开各自好使, 为什么我把timebase融合到uart-compolling里面,timebase,就不能产生时间中断;当我把uart-compolling融合到timebase中的时候 ......
mrfeet stm32/stm8
新人问个问题
新人问个问题我想做一个频率计clk是信号,en是一个0.5hz的时钟,load=~en,clr=(load&~clk0(一个1hz的时钟))module pi(clk,en,clr,load,c);input clk,en,clr,load;output c;reg a0;reg a_0; ......
a11835 FPGA/CPLD
linux下的串口接收程序
我在linux下写了一个串口接收程序,不停地向串口发送“Network formed, waiting for RX“,但却接收不到,请大家帮忙看看什么问题 #include /*标准输入输出定义*/ #include ......
hahahuhu Linux开发
深圳证券信息公司招聘PCB LAYOUT工程师、BIOS工程师
PCB LAYOUT工程师 职位要求:1、大专以上学历,电子相关专业,PC主板5年以上layout工作经验; 能熟练的进行元器件布局与布线;了解PCB制作工艺。2、精通使用 Cadence原理图及PCB layout工具, ......
Goalhi 求职招聘
【第1周】hanker试用--界面
最近事情比较多,拖到今天才交作业。但是作业都还没真正完成。先放两张照片吧 87518 87519 是用一个hanker模拟了一个电子时钟。 主要由三张画布构成,第一张是引述,第二张是电子时钟 ......
zca123 微控制器 MCU
avr
本帖最后由 paulhyde 于 2014-9-15 09:25 编辑 atmega16示例程序 ...
pyy 电子竞赛

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1320  1381  1117  1367  1761  48  32  49  17  11 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved