电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SY100E111AE

产品描述5V/3.3V 1:9 DIFFERENTIAL CLOCK DRIVER
文件大小149KB,共7页
制造商Microchip(微芯科技)
官网地址https://www.microchip.com
下载文档 全文预览

SY100E111AE概述

5V/3.3V 1:9 DIFFERENTIAL CLOCK DRIVER

文档预览

下载PDF文档
Micrel, Inc.
5V/3.3V 1:9 DIFFERENTIAL
CLOCK DRIVER (w/ENABLE)
SY10E111AE/LE
SY100E111AE/LE
Precision Edge
®
SY10E111AE/LE
Precision Edge
®
SY100E111AE/LE
FEATURES
5V and 3.3V power supply options
200ps part-to-part skew
50ps output-to-output skew
Differential design
V
BB
output
Enable Input
Voltage and temperature compensated outputs
Precision Edge
®
DESCRIPTION
The SY10/100E111AE/LE are low skew 1-to-9 differential
drivers designed for clock distribution in mind. The SY10/
100E111AE/LE's function and performance are similar to
the popular SY10/100E111, with the improvement of lower
jitter and the added feature of low voltage operation. It
accepts one signal input, which can be either differential or
single-ended if the V
BB
output is used. The signal is fanned
out to 9 identical differential outputs. An enable input is
also provided such that a logic HIGH disables the device by
forcing all Q outputs LOW and all Q outputs HIGH.
The E111AE/LE is specifically designed, modeled and
produced with low skew as the key goal. Optimal design
and layout serve to minimize gate to gate skew within a
device, and empirical modeling is used to determine process
control limits that ensure consistent t
pd
distributions from
lot to lot. The net result is a dependable, guaranteed low
skew device.
To ensure that the tight skew specification is met it is
necessary that both sides of the differential output are
terminated into 50Ω, even if only one side is being used. In
most applications, all nine differential pairs will be used
and therefore terminated. In the case where fewer that
nine pairs are used, it is necessary to terminate at least the
output pairs on the same package side as the pair(s) being
used on that side, in order to maintain minimum skew.
Failure to do this will result in small degradations of
propagation delay (on the order of 10-20ps) of the output(s)
being used which, while not being catastrophic to most
designs, will mean a loss of skew margin.
The E111AE/LE, as with most other ECL devices, can
be operated from a positive V
CC
supply in PECL mode.
This allows the E111AE/LE to be used for high performance
clock distribution in +5V/+3.3V systems. Designers can
take advantage of the E111AE/LE's performance to
distribute low skew clocks across the backplane or the
board. In a PECL environment, series or Thevenin line
terminations are typically used as they require no additional
power supplies. For systems incorporating GTL, parallel
termination offers the lowest power by taking advantage of
the 1.2V supply as terminating voltage.
75K
input pulldown resistors
Fully compatible with Motorola MC10/100E111
Available in 28-pin PLCC package
BLOCK DIAGRAM
Q
0
Q
0
Q
1
Q
1
Q
2
Q
2
Q
3
Q
3
IN
IN
Q
4
Q
4
Q
5
EN
Q
5
Q
6
Q
6
Q
7
Q
7
Q
8
V
BB
Q
8
PIN NAMES
Pin
IN, IN
EN
Q
0
, Q
0
— Q
8
, Q
8
V
BB
V
CCO
Function
Differential Input Pair
Enable Input
Differential Outputs
V
BB
Output
V
CC
to Output
Precision Edge is a registered trademark of Micrel, Inc.
M9999-030509
hbwhelp@micrel.com or (408) 955-1690
Rev.: K
Amendment: /0
March 2009
1
Rev. Date:

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2047  2531  2767  555  880  12  11  48  21  55 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved