Model : QT70
Type:
Crystal Oscillator
Pin Configuration
VCC
5
GND
44
OUT
47
CASE
44
ITP
N/A
Equivalent Military Designation:
N/A
Frequency Options
TTL
CMOS
HCMOS/ACMOS
ECL/PECL
500 kHz to 66 MHz
Not Available
500 Hz to 66 MHz
4 MHz to 80 MHz
Frequency Stability vs Temperature
Code
1
3**
4
5
6
9
10
11
12
±%
.01
.0005
.005
.0025
.005
.005
.01
.005
.01
± PPM
100
5
50
25
50
50
100
50
100
Temp.
0 ºC to +70 ºC
0 ºC to +50 ºC
0 ºC to +70 ºC
-20 ºC to +70 ºC
-55 ºC to +105 ºC
-55 ºC to +125 ºC
-55 ºC to +125 ºC
-40 ºC to +85 ºC
-40 ºC to +85 ºC
** Requires external tuning capacitors, for pad connections and for
frequencies above 20 MHz, consult the factory
For frequency stability vs. temperature options not listed herin, request a
custom part number.
Screened
Output Logic
Screened
Output Logic
TTL
T
CMOS
(Not Available)
C
High Speed CMOS
HC
Advanced CMOS
AC
Low Voltage, 3.3 V
L
10 K ECL
E
10 KH ECL
EH
100 K ECL/300 K ECL
EF
+5 V ECL (PECL)
PE
Special CMOS*
Z
D
Tristate Output Option
(add "D" as a suffix to the above listed options)
*
Output logic can drive up to 200 pF load with typical
6 ns rise & fall time (tr, tf).
Phase Noise
Factory Options
Electrical Specifications
ITEM
SUPPLY
VOLTAGE
SUPPLY
CURRENT
(Typical)
TTL
5 V ± 10%
CMOS
N/A
HC/ACMOS***
5 V ± 10%**
ECL
-5.2 V std. for 10 K/10 KH output
-4.5 V std. for 100 K/300 K output
35 mA (typ) for 10 K
66 to 80 MHz: 80 mA
50 to 66 MHz: 40 mA
27 to 50 MHz: 25 mA
6.5 to 27 MHz: 12 mA
.01Hz to 6.5 MHz: 20 mA
N/A
HC = 6 mA @ 10 MHz
AC = 20 mA @ 35 MHz
Special supply voltage or current
available.
Ultra low current for battery
operation also available.
Typical ± 2 mA drive.
Can drive 1 TTL load.
≥
10 MHZ: 60/40%
< 10 MHz: 45/55%
LOAD
> 60 MHz: 6 TTL
< 60 MHz: 10 TTL
≥
8 MHz: 60/40%
< 8 MHz: 45/55%
N/A
Standard ECL, designed for 20
ECL Loads.
60/40%
SYMMETRY*
N/A
* Optional symmetry selections are 45/55 or 47.5/52.5 Custom symmetry is also available upon request.
** Parts are available with supply range of 2.5 to 6 Volts.
*** Low voltage logic avaliable, Vcc = 3.3 V ± 10%, Current = 12 mA @ 40 MHz, Drive capability = 15 pf
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
