HMS30C7110
Multipurpose Network Processor
(ARM Based 32-Bit Microprocessor)
Datasheet
Version 1.5
MagnaChip Semiconductor Ltd.
HMS30C7110
Copyright. 2002 Magnachip Semiconductor Inc.
ALL RIGHTS RESERVED. No part of this publication may be copied in any form, by photocopy, microfilm, retrieval
system, or by any other means now known or hereafter invented without the prior written permission of Magnachip
Semiconductor Inc.
Magnachip Semiconductor Inc.
#1, Hyangjeong-dong, Heungduk-gu, Cheongju-si, Chungcheonbuk-do, Republic of Korea
Homepage:
http://www.Magnachip.com
Technical Support Homepage: will be construction as soon as possible
H.Q. of Magnachip Semiconductor Inc.
Telephone: 82-(0)43-270-4070
Facsimile: 82-(0)43-270-4099
Telephone: 82-(0)43-270-4085
Facsimile: 82-(0)43-270-4099
Marketing Site Sales in Korea
Telephone: 82-(0)2-3459-3738
Facsimile: 82-(0)2-3459-3945
World Wide Sales Network
U.S.A.
Telephone: 1-408-232-8757
Facsimile: 1-408-232-8135
HMS30C7110 Datasheet, ver1.5
28 July. 03
Taiwan
Telephone: 886-(0)2-2500-8357
Facsimile: 886-(0)2-2509-8977
Hong Kong
Telephone: 852-2971-1640
Facsimile: 852-2971-1622
Magnachip Semiconductor, Corp. may make changes to specification and product description at any time without
notice.
©
2003 MagnaChip Semiconductor Ltd. All Rights Reserved
2
Version 1.5
HMS30C7110
Revision History
Rev. 0.1
Rev. 1.01
Rev. 1.1
Rev. 1.2
Rev. 1.3
Rev. 1.4
Rev. 1.5
2002-07-31
2002-10-31
2002-12-31
2003-03-17
2003-04-13
2003-07-18
2003-07-28
Correction on I/O and Register Map
Correction on Register Description
Correction on Register Description
Add I/O Pin Description and add Detail address
Add PLL register Map
First draft
©
2003 MagnaChip Semiconductor Ltd. All Rights Reserved
3
Version 1.5
HMS30C7110
Contents
1.
Product Overview ...................................................................................................................................12
1.1.
1.2.
1.3.
1.4.
1.5.
Summary of HMS30C7110® features .....................................................................................................13
Block Diagram .........................................................................................................................................16
Pin Assignments.......................................................................................................................................17
Package Pin Diagram (PQ208) ................................................................................................................25
Pin Description.........................................................................................................................................26
2.
Functional Description ...........................................................................................................................30
2.1.
2.1.1.
2.1.2.
2.1.3.
2.1.4.
2.2.
2.2.1.
2.2.2.
2.3.
2.3.1.
2.3.2.
2.4.
2.4.1.
2.4.2.
2.4.3.
2.5.
2.5.1.
2.5.2.
2.5.3.
2.6.
2.6.1.
System Configuration ..............................................................................................................................32
Power-up Configuration..................................................................................................................32
System Memory Map .....................................................................................................................32
Registers Map .................................................................................................................................35
ARM7TDMI Core ..........................................................................................................................41
Cache .......................................................................................................................................................42
Architecture ....................................................................................................................................42
User Accessible Registers (Base = 0x1950_0000)..........................................................................42
Clock/Watchdog Timer ............................................................................................................................46
Block Diagram................................................................................................................................46
User Accessible Registers (Base = 0x1830_0000)..........................................................................47
Memory Controller (Flash/ROM) ............................................................................................................52
Block Diagram................................................................................................................................52
User Accessible Registers (Base = 0x1900_0000)..........................................................................53
Timing Diagram..............................................................................................................................56
Memory Controller (SDRAM).................................................................................................................57
Block Diagram................................................................................................................................57
User Accessible Registers (Base = 0x1908_0000)..........................................................................58
Timing Diagram..............................................................................................................................63
Ethernet MAC..........................................................................................................................................67
Block Diagram................................................................................................................................67
©
2003 MagnaChip Semiconductor Ltd. All Rights Reserved
4
Version 1.5
HMS30C7110
2.6.2.
2.7.
2.7.1.
2.7.2.
2.8.
2.8.1.
2.9.
2.9.1.
2.10.
User Accessible Registers (Base = 0x1920_0000)..........................................................................70
UART.......................................................................................................................................................95
Block Diagram................................................................................................................................96
User Accessible Registers (Base = 0x1800_0000)..........................................................................97
TIMER ...................................................................................................................................................108
User Accessible Registers (Base = 0x1810_0000)........................................................................108
GPIO ......................................................................................................................................................113
User Accessible Registers (Base = 0x1820_0000)........................................................................113
SPI..........................................................................................................................................................117
2.10.1.
2.10.2.
2.11.
Block Diagram..............................................................................................................................117
User Accessible Registers (Base = 0x1840_0000)........................................................................119
DMA ......................................................................................................................................................123
2.11.1.
User Accessible Registers (Base = 0x1910_0000)........................................................................123
2.12.
INTC ......................................................................................................................................................128
2.12.1.
User Accessible Registers (Base = 0x1930_0000)........................................................................131
2.13.
PCMCIA Controller ...............................................................................................................................137
2.13.1.
User Accessible Registers (Base = 0x1940_0000)........................................................................137
3.
Electrical Characteristics .....................................................................................................................150
3.1.
3.2.
3.3.
3.4.
3.4.1.
3.4.2.
3.4.3.
3.4.4.
3.4.5.
3.4.6.
Absolute Maximum Ratings...................................................................................................................150
Recommended Operating Conditions ....................................................................................................150
DC Characteristics .................................................................................................................................151
AC Characteristics .................................................................................................................................152
Clocks ...........................................................................................................................................152
SDRAM Timing ...........................................................................................................................153
Ethernet Timing (MII/100Mbps) ..................................................................................................154
Ethernet Timing (MII/10Mbps) ....................................................................................................155
Ethernet Timing (RMII)................................................................................................................156
SPI Timing....................................................................................................................................157
4.
5.
Mechanical Characteristics ..................................................................................................................160
Ordering Information...........................................................................................................................161
©
2003 MagnaChip Semiconductor Ltd. All Rights Reserved
5
Version 1.5