Meets critical timing requirements in complex system designs
Enables application compatibility
Table 1. Frequency Table
Part Number
CY26580-1
Outputs
2
Input Frequency
125MHz or 25-MHz driven
Output Frequencies
100 MHz, 133.33 MHz
Logic Block Diagram
CLK
OSC.
Q
Φ
VCO
P
OUTPUT
MULTIPLEXER
AND
DIVIDERS
133.33 MHz
100 MHz
PLL
SEL_25
SEL_CLK
VDD
Table 2. Input Select Options
SEL_25
X
0
1
SEL_CLK
0
1
1
Driven
Driven
Input Type
VDD
GND
GND
Input Frequency
125
25
CLK1
Do not use
133.33
133.33
CLK2
100
100
Unit
MHz
MHz
Cypress Semiconductor Corporation
Document #: 38-07536 Rev. *C
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised May 22, 2008
[+] Feedback
CY26580
Pin Configuration
Figure 1. CY26580 20-pin SSOP (QSOP)
NC
NC
CLK
VDD
NC
GND
NC
NC
NC
133 MHz
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
NC
SEL_CLK
NC
100 MHz
VDD
NC
GND
NC
NC
SEL_25
Table 3. Pin Definition
Pin Name
NC
NC
CLK
V
DD
NC
GND
NC
NC
NC
133 MHz
SEL_25
NC
NC
GND
NC
V
DD
100 MHz
NC
SEL_CLK
NC
Pin Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
No Connect
No Connect
Reference Input
Voltage Supply
No Connect
Ground
No Connect
No Connect
No Connect
133.33-MHz Clock Output
Reference Frequency Select Input; 0 = 125 MHz, 1 = 25 MHz, weak internal pull up
No Connect
No Connect
Ground
No Connect
Voltage Supply
100-MHz Clock Output
No Connect
Reference Select Input; Set to 1 = Driven, weak internal pull up
No Connect
Pin Description
Document #: 38-07536 Rev. *C
Page 2 of 6
[+] Feedback
CY26580
Absolute Maximum Conditions
[1]
Supply Voltage (V
DD
)........................................ –0.5 to +7.0V
DC Input Voltage ....................................... –0.5V to V
DD
+0.5
Storage Temperature (Non-condensing) .... –55°C to +125°C
Junction Temperature ................................ –40°C to +125°C
Data Retention at Tj = 125°C ................................> 10 years
Package Power Dissipation...................................... 350 mW
ESD (Human Body Model) MIL-STD-883.................... 2000V
Recommended Operating Conditions
Parameter
V
DD
T
A
, I-grade
C
LOAD
f
REF
Parameter
[2]
I
OH
I
OL
I
IH
I
IL
V
IH
V
IL
I
DD
R
UP
Parameter
[2]
F
error
DC
ER
EF
t
9
t
10
Supply Voltage
Ambient Temperature, Industrial
Max. Load Capacitance
Reference Frequency
Description
Min
3.14
–40
–
–
Typ.
3.3
–
–
125, 25
Max
3.47
85
15
–
Unit
V
°C
pF
MHz
DC Electrical Specifications
Description
Output High Current
Output Low Current
Input High Current
Input Low Current
Input High Voltage
Input Low Voltage
Supply Current
Pull up resistor on Inputs
Conditions
V
OH
= V
DD
– 0.5, V
DD
= 3.3V
V
OL
= 0.5, V
DD
= 3.3V
V
IH
= V
DD
V
IL
= 0V
CMOS levels, 70% of V
DD
CMOS levels, 30% of V
DD
V
DD
Current, no load
V
DD
= 3.14 to 3.47V, measured V
IN
= 0V
Min
12
12
–
–
0.7
–
–
–
Typ.
24
24
5
–
–
–
35
100
Max
–
–
10
50
–
0.3
50
150
Unit
mA
mA
μA
μA
V
DD
V
DD
mA
kΩ
AC Electrical Specifications
Description
Frequency Error
Output Duty Cycle
Rising Edge Rate
Falling Edge Rate
Clock Jitter
PLL Lock Time
Figure 2. Test and Measurement Setup
V
DDs
0.1
μF
DUT
Outputs
C
LOAD
Conditions
All clocks
Duty Cycle is defined in
Figure 3,
50% of V
DD
Output Clock Edge Rate, Measured from 20% to
80% of V
DD
, C
LOAD
= 15 pF. See
Figure 4.
Output Clock Edge Rate, Measured from 80% to
20% of V
DD
, C
LOAD
= 15 pF. See
Figure 4.
CLK1, CLK2 Peak-Peak period jitter
Min
45
0.8
0.8
–
–
Typ.
50
1.4
1.4
100
–
Max
0
55
2
2
–
3
Unit
ppm
%
V/ns
V/ns
ps
ms
GND
Notes
1. Above which the useful life may be impaired. For user guidelines, not tested.
2. Guaranteed by characterization, not 100% tested.
Document #: 38-07536 Rev. *C
Page 3 of 6
[+] Feedback
CY26580
Voltage and Timing Definitions
Figure 3. Duty Cycle Definition
t
1
t
2
V
DD
50% of V
DD
Clock
Output
0V
Figure 4. ER = (0.6 x V
DD
) /t3, EF = (0.6 x V
DD
) /t4
t
3
t
4
V
DD
80% of V
DD
20% of V
DD
0V
Clock
Output
Ordering Information
Ordering Code
[3]
CY26580OI–2
[4]
CY26580OI–2T
[4]
CY26580KOI–2
CY26580KOI–2T
Pb-Free
CY26580KQXI–2
CY26580KQXI–2T
20-pin SSOP (QSOP)
20-pin SSOP (QSOP) – Tape and Reel
Industrial
Industrial
3.3V
3.3V
Package Type
20-pin SSOP (QSOP)
20-pin SSOP (QSOP) – Tape and Reel
20-pin SSOP (QSOP)
20-pin SSOP (QSOP) – Tape and Reel
Temperature Range
Industrial
Industrial
Industrial
Industrial
Operating Voltage
3.3V
3.3V
3.3V
3.3V
Notes
3. Part numbers ending in -1 and -1T have been replaced by part numbers ending in -2 and -2T. Specifications for -1, -1T, -2 and -2T part numbers are identical.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
