电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

NIPXI-6561

产品描述400 and 200 Mb/s LVDS Digital Waveform Generator/Analyzers
文件大小163KB,共3页
制造商Nihon Inter Electronics Corporation
官网地址http://www.niec.co.jp
下载文档 选型对比 全文预览

NIPXI-6561概述

400 and 200 Mb/s LVDS Digital Waveform Generator/Analyzers

文档预览

下载PDF文档
400 and 200 Mb/s LVDS Digital
Waveform Generator/Analyzers
NI 656x
NEW!
• 400 Mb/s or 200 Mb/s maximum
data rate in double-data-rate
(DDR) mode
• 200 MHz or 100 MHz maximum
clock rate
• LVDS signaling for fast clock rates
and low power consumption
• 16 channels with per-channel
direction control (single-data-
rate mode)
• 2, 16, or 128 Mb/channel
onboard memory
• Interactive waveform and script
editor software
• Synchronization and Memory Core
(SMC) for tight synchronization
with other SMC-based devices
Operating Systems
• Windows 2000/NT/XP
Recommended Software
• LabVIEW
• LabWindows/CVI
• SignalExpress
Driver and Editing
Software (included)
• NI-HSDIO driver
• Express VIs for
LabVIEW 7.1 and later
• Script Editor
• Digital Waveform Editor (included
with 16 and 128 Mb/channel models)
Product
NI 6562
NI 6561
Platform
PCI, PXI
PCI, PXI
Channels
16
16
Max Data Rate (Mb/s)
400
200
Max Clock Rate (MHz)
200
100
Voltage Level
LVDS
LVDS
Memory
2, 16, or 128 (Mb/channel)
2, 16, or 128 (Mb/channel)
Scripting


Programmable Data Delay


Overview
The National Instruments 6562 and 6561 are 400 and 200 Mb/s digital
waveform generator/analyzers, respectively, for interfacing to LVDS
digital electronics. These modules feature 200 and 100 MHz clock rates,
respectively; single and double-data-rate modes; 16 channels with per-
channel direction control (in single-data-rate mode); and deep onboard
memory with triggering and pattern sequencing. You can use the
modules with the National Instruments Digital Waveform Editor, an
interactive software tool for creating and editing digital waveforms. With
the SMC, you can create mixed-signal test systems with digitizers,
arbitrary waveform generators, and other digital waveform
generator/analyzers, or you can synchronize multiple digital devices to
build low-skew multichannel systems for interfacing to high-pin-
count digital ICs and electronics.
Create and Edit Patterns Interactively
with the Digital Waveform Editor
• Import existing waveforms into National Instruments LabVIEW
from VHDL simulation and spreadsheet tools in Value Change Dump
(.VCD) or ASCII formats
• Create new waveforms using built-in fill patterns
• Edit waveforms interactively in the user interface
Ordering Information
NI PCI-6562
NI PCI-6561
NI PXI-6562
NI PXI-6561
1
Where
..............................................................778992-0M
1
..............................................................778991-0M
1
..............................................................778994-0M
1
..............................................................778993-0M
1
Design High-Density Interfaces
• 400 Mb/s or 200 Mb/s maximum data
rate in double-data-rate (DDR) mode
• 200 MHz or 100 MHz maximum
clock rate
• Data delay for clock frequencies
≥25
MHz
• Data delay resolution as small as 60 ps
(see specifications on page 2 for valid delay ranges)
• Internal or external clock sources
• Tight channel-to-channel skew of ±215 ps (generation) or ±330 ps
(acquisition) (typical for clock frequencies at or above 25 MHz)
• 16 channels with per-channel direction control in single-data-rate
(SDR) mode
Applications
Aerospace/Defense
Avionic subsystem communications
Surveillance systems
Satellite testing
Semiconductor
Analog-to-digital converters
Digital-to-analog converters
M is 1 (2 Mb/channel), 2 (16 Mb/channel), or 3 (128 Mb/channel).
Includes NI-HSDIO driver and Script Editor. The 16 and 128 Mb/channel models
also include the Digital Waveform Editor.
Software
NI Digital Waveform Editor ........................................778724-03
Cable
SHB12X-B12X LVDS cable ..........................................192344-01
Accessories
SMA-2164 prototyping board ......................................779323-01
Mating connector for custom load boards ..................779157-01
BUY NOW!
For complete product specifications, pricing, and accessory
information, call (800) 813 3693 (U.S. only) or go to
ni.com/modularinstruments
.

NIPXI-6561相似产品对比

NIPXI-6561 NIPCI-6562 NIPCI-6561 NIPXI-6562
描述 400 and 200 Mb/s LVDS Digital Waveform Generator/Analyzers 400 and 200 Mb/s LVDS Digital Waveform Generator/Analyzers 400 and 200 Mb/s LVDS Digital Waveform Generator/Analyzers 400 and 200 Mb/s LVDS Digital Waveform Generator/Analyzers
[请教】创建了一个CCS5 项目 总是编译不通过。求解
**** Build of configuration Debug for project ASDFA **** D:\TI\ccsv5\utils\bin\gmake -k all 'Building target: ASDFA.out' 'Invoking: C2000 Linker' "D:/TI/ccsv5/tools/compiler ......
tiny13 微控制器 MCU
DM648 SPI PSP驱动问题
在使用DM648 PSP中的SPI驱动程序,在调试过程中,发现在SPI驱动的中断模式下,无法进入到SPI驱动的中断服务程序中。确认SPI接收寄存器中已经接收到了数据,相关中断在SPI寄存器中已经使能,有输 ......
欣之 DSP 与 ARM 处理器
恩智浦智能手机及移动通讯方案
增进用户体验、简化设计,无论你需要何种智能手机设计方案,您都可以在恩智浦半导体解决方案中得到支持和帮助!恩智浦智能手机、平板电脑等移动通讯应用方案,帮您增进用户体验,如实现安 ......
eric_wang NXP MCU
嵌入式开发
论坛里的大虾们,小弟请教个问题! 刚接触嵌入式开发,很多东西都不知道,对于基于LINUX嵌入式ARM开发,小弟实在是无从下手,感觉什么都是十分重要,但又不知从何开始! 望论坛大虾指点小弟, ......
xiaobo881221 嵌入式系统
【转载好文】FPGA设计的四种常用思想与技巧
本文讨论的四种常用FPGA/CPLD设计思想与技巧:乒乓操作、串并转换、流水线操作、数据接口同步化,都是FPGA/CPLD逻辑设计的内在规律的体现,合理地采用这些设计思想能在FPGA/CPLD设计工作种取得 ......
giftFPGA FPGA/CPLD
ADC采集正弦信号波形瑕疵求指教
ADC采集正弦信号波形瑕疵求指教 ADC芯片为AD7656,频率5khz时波形正常,现在上升到10khz时波形间歇性出现如图的情况,求高手指点谢谢 ...
海滩拾贝0628 ADI 工业技术

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1334  2210  2402  278  410  19  4  59  14  15 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved